











SLUSAF2C - FEBRUARY 2011 - REVISED APRIL 2015

bq24171

# bg24171 JEITA-Compliant Stand-Alone, Switched-Mode Li-Ion and Li-Polymer Battery Charger With Integrated MOSFETs and Power Path Selector

#### **Features**

- JEITA-Compatible Battery Temperature Sensing
- 1.6-MHz Synchronous Switched-Mode Charger With 4-A Integrated N-MOSFETs
- Up to 94% Efficiency
- 30-V Input Rating With Adjustable Overvoltage Protection
  - 4.5-V to 17-V Input Operating Voltage
- **Battery Charge Voltage** 
  - Adjustable Charge Voltage up to 3-Series Cells
- High Integration
  - Automatic Power Path Selector Between Adapter and Battery
  - Dynamic Power Management
  - Integrated 20-V Switching MOSFETs
  - Integrated Bootstrap Diode
  - Internal Loop Compensation
  - Internal Digital Soft Start

#### Safety

- Thermal Regulation Loop Throttles Back Current to Limit  $T_J = 120$ °C
- Thermal Shutdown
- Battery Thermistor Sense Hot/Cold Charge Suspend and Battery Detect
- Input Overvoltage Protection With Programmable Threshold
- Cycle-by-Cycle Current Limit
- Accuracy
  - ±0.5% Charge Voltage Regulation
  - ±4% Charge Current Regulation
  - ±4% Input Current Regulation
- Less Than 15-µA Battery Current With Adapter Removed
- Less Than 1.5-mA Input Current With Adapter Present and Charge Disabled
- Small QFN Package
  - 24-Pin, 5.5-mm × 3.5-mm QFN Package

### 2 Applications

- **Tablet PCs**
- Netbooks and Ultra-Mobile Computers
- Portable Data Capture Terminals
- Portable Printers
- Medical Diagnostics Equipment
- **Battery Bay Chargers**
- **Battery Backup Systems**

### 3 Description


The bq24171 device is highly integrated stand-alone Li-ion and Li-polymer switched-mode battery charger with two integrated N-channel power MOSFETs. The device offers a constant-frequency synchronous PWM controller with high-accuracy regulation of input current, charge current, and voltage. The bq24171 closely monitors the battery pack temperature and allows charge only in a JEITA profile-compatible window with a lower charge rate at a low temperature and a lower charge voltage at a high temperature. The bg24171 device charges the battery in three phases: preconditioning, constant current, and constant voltage. The bq24171 charges up to 3series cells with an adjustable cell voltage.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24171	VQFN (24)	5.50 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application Schematic**





# **Table of Contents**

1	Features 1		9.3 Feature Description	16
2	Applications 1		9.4 Device Functional Modes	24
3	Description 1	10	Application and Implementation	25
4	Revision History2		10.1 Application Information	25
5	Description (Continued)3		10.2 Typical Application	
6	Device Comparison Table		10.3 System Examples	28
7	Pin Configuration and Functions 4	11	Power Supply Recommendations	29
8	Specifications	12	Layout	29
U	8.1 Absolute Maximum Ratings		12.1 Layout Guidelines	29
	8.2 ESD Ratings		12.2 Layout Example	30
	8.3 Recommended Operating Conditions	13	Device and Documentation Support	31
	8.4 Thermal Information		13.1 Device Support	31
	8.5 Electrical Characteristics		13.2 Documentation Support	31
	8.6 Typical Characteristics		13.3 Trademarks	
9	Detailed Description		13.4 Electrostatic Discharge Caution	
•	9.1 Overview		13.5 Glossary	31
	9.2 Functional Block Diagram	14	Mechanical, Packaging, and Orderable Information	31

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision B (October 2013) to Revision C  Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation			
•				
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	າ 1		

Changed publication to Rev B. October 2013		
Changed publication to Nev B, October 2013		
- · · · · · · · · · · · · · · · · · · ·	22" to "Figure 23" in INPUT ADFET AND RBDET SELECTION	27
• Changed resistor name in Figure 21 from "Rsr	ns" to "Rac"	27
Changed Figure 23 diode D1 symbol to a more	re distinct image to show it is a Schottky diode	28

С	hanges from Original (February 2011) to Revision A	Page
•	Changed publication to Rev A, May 2011	1
•	Changed the 4th FEATURES bullet from "4.5V to 17V Input Operating Voltage" to "30V Input Rating with Adjustable Over-Voltage Protection" and sub-bullet "4.5V to 17V Input Operating Voltage"	
•	Added esds note to top of second page; added "DESCRIPTION (Continued)" title on second page; and new paragraph on page 2 (beginning "The bq24171 charges battery from DC source as high as 17V.")	3
•	Changed ABS MAX table first-row descriptors from "PVCC, AVCC, ACN, CMSRC, STAT" to "AVCC, ACP, ACN, ACDRV, CMSRC, STAT" and second-row descriptor from "ACDRV, BTST" to "PVCC"; changed PVCC max voltage from 30V to 20V	
•	Changed hyperlink to point to Design Tool sluc244a	23
•	Added new paragraph under INPUT FILTER DESIGN section (beginning"If the input is 5V")	27
•	Added connection between CMSRC and ACP in Figure 2 Typical Application schematic	28

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



### 5 Description (Continued)

The bq24171 charges the battery in three phases: preconditioning, constant current, and constant voltage. The device is adjustable for up to three series Li+ cells.

Charge is terminated when the current reaches 10% of the fast charge rate. A programmable charge timer offers a safety backup. The bq24171 automatically restarts the charge cycle if the battery voltage falls below an internal threshold, and enters a low-quiescent current sleep mode when the input voltage falls below the battery voltage.

The bq24171 features Dynamic Power Management (DPM) to reduce the charge current when the input power limit is reached to avoid overloading the adapter. A highly accurate current-sense amplifier enables precise measurement of input current from adapter to monitor overall system power.

The bq24171 device provides power path selector gate driver ACDRV/CMSRC on input NMOS pair ACFET (Q1) and RBFET (Q2), and BATDRV on a battery PMOS device (Q3). When the qualified adapter is present, the system is directly connected to the adapter. Otherwise, the system is connected to the battery. In addition, the power path prevents battery from boosting back to the input.

The bq24171 charges battery from DC source as high as 17 V, including car battery. The input overvoltage limit is adjustable through the OVPSET pin. The AVCC, ACP and ACN pins are 30-V rating. When a high-voltage DC source is inserted, Q1 and Q2 remain off to avoid high voltage damage to the system.

For 1-cell applications, if the battery is not removable, the system can be directly connected to the battery to simplify the power path design and reduce the cost. With this configuration, the battery can automatically supplement the system load if the adapter is overloaded.


The bq24171 is available in a 24-pin, 5.5-mm x 3.5-mm thin QFN package.

### 6 Device Comparison Table

	INPUT VOLTAGE	MAX CHARGE RATE	BATTERY VOLTAGE	JEITA
bq24133		2.5 A	4.2 V/cell	No
bq24170	4.5 V to 17 V		4.2 V/cell	No
bq24171		4 A	Adjustable	Yes
bq24172			Adjustable	No



# 7 Pin Configuration and Functions



#### **Pin Functions**

PIN						
NAME	NO.	TYPE	DESCRIPTION			
ACDRV	8	0	AC adapter to system switch driver output. Connect to 4-kΩ resistor then to the gate of the ACFET N-channel power MOSFET and the reverse conduction blocking N-channel power MOSFET. Connect both FETs as common-source. The internal gate drive is asymmetrical, allowing a quick turnoff and slower turnon in addition to the internal break-before-make logic with respect to the BATDRV.			
ACN	5	I	Adapter current sense resistor negative input. A 0.1-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from ACN pin to AGND for common-mode filtering.			
ACP	6	P/I	Adapter current sense resistor positive input. A 0.1-µF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from ACP pin to AGND for common-mode filtering.			
ACSET	17	I	Input current set point. Use a voltage divider from VREF to ACSET to AGND to set this value:			
			$I_{DPM} = \frac{V_{ACSET}}{20 \times R_{AC}}$			
AGND	Thermal Pad	Р	Exposed pad beneath the IC. Always solder Thermal Pad to the board, and have vias on the Thermal Pad plane star-connecting to AGND and ground plane for high-current power converter. It dissipates the heat from the IC.			
AVCC	4	Р	IC power positive supply. Place a 1- $\mu$ F ceramic capacitor from AVCC to AGND and place it as close as possible to IC. Place a 10- $\Omega$ resistor from input side to AVCC pin to filter the noise. For 5-V input, a 5- $\Omega$ resistor is recommended.			
BATDRV	19	0	Battery discharge MOSFET gate driver output. Connect to $1-k\Omega$ resistor to the gate of the BATFET P-channel power MOSFET. Connect the source of the BATFET to the system load voltage node. Connect the drain of the BATFET to the battery pack positive node. The internal gate drive is asymmetrical to allow a quick turnoff and slower turnon, in addition to the internal break-before-make logic with respect to ACDRV.			
BTST	21	Р	PWM high-side driver positive supply. Connect the 0.047-µF bootstrap capacitor from SW to BTST.			
CMSRC	7	0	Connect to common source of N-channel ACFET and reverse blocking MOSFET (RBFET). Place 4-k $\Omega$ resistor from CMSRC pin to the common source of ACFET and RBFET to control the turnon speed. The resistance between ACDRV and CMSRC should be 500-k $\Omega$ or bigger.			
FB	14	I	Charge voltage analog feedback adjustment. Connect the output of a resistor divider powered from the battery terminals to FB to AGND. Output voltage is regulated to 2.1 V on FB pin during constant-voltage mode.			

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



# Pin Functions (continued)

PIN			DECODINE
NAME	NO.	TYPE	DESCRIPTION
ISET	13	I	Fast charge current set point. Use a voltage divider from VREF to ISET to AGND to set the fast charge current:
			$I_{CHG} = \frac{V_{ISET}}{20 \times R_{SR}}$
			The precharge and termination current is internally as one tenth of the charge current. The charger is disabled when ISET pin voltage is below 40 mV and enabled when ISET pin voltage is above 120 mV.
OVPSET	18	I	Valid input voltage set point. Use a voltage divider from input to OVPSET to AGND to set this voltage. The voltage above internal 1.6-V reference indicates input overvoltage, and the voltage below internal 0.5-V reference indicates input undervoltage. In either condition, charge terminates, and input NMOS pair ACFET/RBFET turn off. LED driven by STAT pin keeps blinking, reporting fault condition.
PGND	22,23	Р	Power ground. Ground connection for high-current power converter node. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. Only connect to AGND through the Thermal Pad underneath the IC.
PVCC	2,3	Р	Charger input voltage. Connect at least 10-µF ceramic capacitor from PVCC to PGND and place it as close as possible to IC.
REGN	20	Р	PWM low-side driver positive 6-V supply output. Connect a 1-µF ceramic capacitor from REGN to PGND pin, close to the IC. Generate high-side driver bootstrap voltage by integrated diode from REGN to BTST.
SRN	15	I	Charge current sense resistor negative input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from SRN pin to AGND for common-mode filtering.
SRP	16	I/P	Charge current sense resistor, positive input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from SRP pin to AGND for common-mode filtering.
STAT	9	0	Open-drain charge status pin with 10-kΩ pullup to power rail. The STAT pin can be used to drive LED or communicate with the host processor. It indicates various charger operations: LOW when charge in progress. HIGH when charge is complete or in SLEEP mode. Blinking at 0.5 Hz when fault occurs, including charge suspend, input overvoltage, timer fault and battery absent.
SW	1,24	Р	Switching node, charge current output inductor connection. Connect the 0.047-µF bootstrap capacitor from SW to BTST.
TS	10	I	Temperature qualification voltage input. Connect a negative temperature coefficient thermistor. Program the hot and cold temperature window with a resistor divider from VREF to TS to AGND. The 103AT thermistor is recommended.
TTC	11	I	Safety Timer and termination control. Connect a capacitor from this node to AGND to set the fast charge safety timer(5.6 min/nF). Precharge timer is internally fixed to 30 minutes. Pull the TTC to LOW to disable the charge termination and safety timer. Pull the TTC to HIGH to disable the safety timer but allow the charge termination.
VREF	12	Р	3.3-V reference voltage output. Place a 1-µF ceramic capacitor from VREF to AGND pin close to the IC. This voltage could be used for programming ISET and ACSET and TS pins.

Copyright © 2011–2015, Texas Instruments Incorporated



### 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	AVCC, ACP, ACN, ACDRV, CMSRC, STAT	-0.3	30	
	PVCC	-0.3	20	
	BATDRV, SRP, SRN	-0.3	20	
Voltage (with respect to	SW	-2	20	V
AGNĎ)	FB	-0.3	16	V
	OVPSET, REGN, TS, TTC	-0.3	7	
	VREF, ISET, ACSET	-0.3	3.6	
	PGND	-0.3	0.3	
Maximum difference voltage	SRP-SRN, ACP-ACN	-0.5	0.5	V
Junction temperature, T <sub>J</sub>		-40	155	°C
Storage temperature, T <sub>stq</sub>		-55	155	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	1000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 8.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Input voltage	V <sub>IN</sub>	4.5	17	V
Output voltage	V <sub>OUT</sub>		13.5	V
Output current ( $R_{SR}$ 10 m $\Omega$ )	Гоит	0.6	4	Α
Manifestory Pff	ACP - ACN	-200	200	~^\/
Maximum difference voltage	SRP-SRN	-200	200	mV
Operation free-air temperature,	$T_A$	-40	85	°C

#### 8.4 Thermal Information

•	······································		
		bq24171	
	THERMAL METRIC <sup>(1)</sup>	RGY [VQFN]	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.7	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	31.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 8.5 Electrical Characteristics

 $4.5~V \leq V(PVCC,~AVCC) \leq 17~V,~-40^{\circ}C < T_{J} + 125^{\circ}C,~typical~values~are~at~T_{A} = 25^{\circ}C,~with~respect~to~AGND~(unless)$ otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING C		TEOT GONDING		• • • •	III OX	0
OI EKATING C	AVCC input voltage operating range during					
V <sub>AVCC_OP</sub>	charging		4.5		17	V
QUIESCENT C	URRENTS					
		$V_{AVCC} > V_{UVLO}, V_{SRN} > V_{AVCC}$ (SLEEP), $T_J = 0^{\circ}C$ to 85°C			15	
I <sub>BAT</sub>	Battery discharge current (sum of currents into AVCC, PVCC, ACP, ACN)	BTST, SW, SRP, SRN, $V_{AVCC} > V_{UVLO}$ , $V_{AVCC} > V_{SRN}$ , ISET < 40 mV, $V_{BAT} = 12.6$ V, Charge disabled			25	μΑ
		BTST, SW, SRP, SRN, $V_{AVCC} > V_{UVLO}$ , $V_{AVCC} > V_{SRN}$ , ISET > 120 mV, $V_{BAT} = 12.6$ V, Charge done			25	
		$V_{\rm AVCC}$ > $V_{\rm UVLO}$ , $V_{\rm AVCC}$ > $V_{\rm SRN}$ , ISET < 40 mV, $V_{\rm BAT}$ = 12.6 V, Charge disabled		1.2	1.5	
I <sub>AC</sub>	Adapter supply current (sum of current into AVCC,ACP, ACN)	$V_{\rm AVCC}$ > $V_{\rm UVLO}$ , $V_{\rm AVCC}$ > $V_{\rm SRN}$ , ISET > 120 mV, Charge enabled, no switching		2.5	5	mA
		$V_{\rm AVCC}$ > $V_{\rm UVLO}$ , $V_{\rm AVCC}$ > $V_{\rm SRN}$ , ISET > 120 mV, Charge enabled, switching		15 <sup>(1)</sup>		
CHARGE VOL	TAGE REGULATION					
		$V_{T3} < V_{TS} < V_{T1}$		2.1		
$V_{FB\_REG}$	Feedback Regulation Voltage	$V_{T4} < V_{TS} < V_{T3}$		2.05		V
		$V_{T5} < V_{TS} < V_{T4}$		2.025		
		T <sub>J</sub> = 0 to 85°C	-0.5%		-0.5%	
	Charge Voltage Regulation Accuracy	T <sub>J</sub> = -40 to 125°C	-0.7%		-0.7%	
I <sub>VFB</sub>	Leakage Current into FB pin	V <sub>FB</sub> = 2.1 V, 2.05 V, 2.025 V			100	nA
CURRENT REC	GULATION – FAST CHARGE				,	
V <sub>ISET</sub>	ISET Voltage Range	$R_{SENSE} = 10 \text{ m}\Omega$	0.12		0.8	V
K <sub>ISET</sub>	Charge Current Set Factor (Amps of Charge Current per Volt on ISET pin)	$R_{SENSE} = 10 \text{ m}\Omega$		5		A/V
		V <sub>SRP-SRN</sub> = 40 mV	-4%		4%	
	Charge Current Regulation Accuracy (with Schottky diode on SW)	V <sub>SRP-SRN</sub> = 20 mV	-7%		7%	
	(man constaty aloae on evv)	V <sub>SRP-SRN</sub> = 5 mV	-25%		25%	
V <sub>ISET_CD</sub>	Charge Disable Threshold	ISET falling	40	50		mV
V <sub>ISET_CE</sub>	Charge Enable Threshold	ISET rising		100	120	mV
I <sub>ISET</sub>	Leakage Current into ISET	VISET = 2 V			100	nA
INPUT CURRE	NT REGULATION		+			
K <sub>DPM</sub>	Input DPM Current Set Factor (Amps of Input Current per Volt on ACSET)	$R_{SENSE} = 10 \text{ m}\Omega$		5		A/V
		V <sub>ACP-ACN</sub> = 80 mV	-4%		4%	
		V <sub>ACP-ACN</sub> = 40 mV	-9%		9%	
	Input DPM Current Regulation Accuracy (with Schottky diode on SW)	V <sub>ACP-ACN</sub> = 20 mV	-15%		15%	
	(WILLI SCHOLLKY GIOGE OF SVV)	V <sub>ACP-ACN</sub> = 5 mV	-20%		20%	
		V <sub>ACP-ACN</sub> = 2.5 mV	-40%		40%	
I <sub>ACSET</sub>	Leakage Current into ACSET pin	V <sub>ACSET</sub> = 2 V			100	nA
	GULATION – PRECHARGE		1			
K <sub>IPRECHG</sub>	Precharge current set factor	Percentage of fast charge current		10% (2)		
INCOING	· · · · · · · · · · · · · · · · · · ·	V <sub>SRP-SRN</sub> = 4 mV	-25%		25%	
	Precharge current regulation accuracy	V <sub>SRP-SRN</sub> = 2 mV	-40%		40%	
		. OUL-OUIN	.070		.0 /0	

<sup>(1)</sup> Specified by design. (2) The minimum current is 120 mA on 10-m $\Omega$  sense resistor.



 $4.5 \text{ V} \leq \text{V(PVCC, AVCC)} \leq 17 \text{ V}, -40^{\circ}\text{C} < \text{T}_{\text{J}} + 125^{\circ}\text{C}$ , typical values are at  $\text{T}_{\text{A}} = 25^{\circ}\text{C}$ , with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGE TERMINA	ATION					
K <sub>TERM</sub>	Termination current set factor	Percentage of fast charge current		10% <sup>(2)</sup>		
		V <sub>SRP-SRN</sub> = 4 mV	-25%		25%	
	Termination current regulation accuracy	V <sub>SRP-SRN</sub> = 2 mV	-40%		40%	
t <sub>TERM_DEG</sub>	Deglitch time for termination (both edges)			100		ms
t <sub>QUAL</sub>	Termination qualification time	V <sub>SRN</sub> > V <sub>RECH</sub> and I <sub>CHG</sub> < I <sub>TERM</sub>		250		ms
I <sub>QUAL</sub>	Termination qualification current	Discharge current once termination is detected		2		mA
	TAGE LOCKOUT COMPARATOR (UVLO)					
V <sub>UVLO</sub>	AC undervoltage rising threshold	Measure on AVCC	3.4	3.6	3.8	V
V <sub>UVLO_HYS</sub>	AC undervoltage hysteresis, falling	Measure on AVCC		300		mV
	TOR (REVERSE DISCHARGING PROTECTIO	N)				
V <sub>SLEEP</sub>	SLEEP mode threshold	V <sub>AVCC</sub> - V <sub>SRN</sub> falling	50	90	150	mV
V <sub>SLEEP HYS</sub>	SLEEP mode hysteresis	V <sub>AVCC</sub> – V <sub>SRN</sub> rising		200		mV
t <sub>SLEEP</sub> FALL CD	SLEEP deglitch to disable charge	V <sub>AVCC</sub> – V <sub>SRN</sub> falling		1		ms
t <sub>SLEEP</sub> FALL FETOFF	SLEEP deglitch to turn off input FETs	V <sub>AVCC</sub> - V <sub>SRN</sub> falling		5		ms
t <sub>SLEEP_FALL</sub>	Deglitch to enter SLEEP mode, disable VREF and enter low quiescent mode	V <sub>AVCC</sub> – V <sub>SRN</sub> falling		100		ms
t <sub>SLEEP_PWRUP</sub>	Deglitch to exit SLEEP mode, and enable VREF	V <sub>AVCC</sub> – V <sub>SRN</sub> rising		30		ms
ACN-SRN COMPA	RATOR		•		· ·	
V <sub>ACN-SRN</sub>	Threshold to turn on BATFET	V <sub>ACN-SRN</sub> falling	150	220	300	mV
V <sub>ACN-SRN_HYS</sub>	Hysteresis to turn off BATFET	V <sub>ACN-SRN</sub> rising		100		mV
t <sub>BATFETOFF_DEG</sub>	Deglitch to turn on BATFET	V <sub>ACN-SRN</sub> falling		2		ms
t <sub>BATFETON_DEG</sub>	Deglitch to turn off BATFET	V <sub>ACN-SRN</sub> rising		50		μs
BAT LOWV COMP	ARATOR		•		'	
$V_{LOWV}$	Precharge to fast charge transition	Measure on FB	1.43	1.45	1.47	V
V <sub>LOWV_HYS</sub>	Fast charge to precharge hysteresis	Measure on FB		100		mV
t <sub>pre2fas</sub>	V <sub>LOWV</sub> rising deglitch	Delay to start fast charge current		25		ms
t <sub>fast2pre</sub>	V <sub>LOWV</sub> falling deglitch	Delay to start precharge current		25		ms
RECHARGE COMP	PARATOR					
V <sub>RECHG</sub>	Recharge Threshold, below regulation voltage limit, V <sub>FB_REG</sub> - V <sub>FB</sub>	Measure on FB	35	50	65	mV
t <sub>RECH_RISE_DEG</sub>	V <sub>RECHG</sub> rising deglitch	V <sub>FB</sub> decreasing below V <sub>RECHG</sub>		10		ms
t <sub>RECH_FALL_DEG</sub>	V <sub>RECHG</sub> falling deglitch	V <sub>FB</sub> increasing above V <sub>RECHG</sub>		10		ms
BAT OVERVOLTAG	GE COMPARATOR					
V <sub>OV_RISE</sub>	Overvoltage rising threshold	As percentage of V <sub>FB_REG</sub>		104%		
V <sub>OV FALL</sub>	Overvoltage falling threshold	As percentage of V <sub>FB, REG</sub>		102%		

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



 $4.5 \text{ V} \le \text{V(PVCC, AVCC)} \le 17 \text{ V}, -40 ^{\circ}\text{C} < \text{T}_{\text{J}} + 125 ^{\circ}\text{C}$ , typical values are at  $\text{T}_{\text{A}} = 25 ^{\circ}\text{C}$ , with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT OVERVOL	TAGE COMPARATOR (ACOV)					
V <sub>ACOV</sub>	AC Overvoltage Rising Threshold to turn off ACFET					
V <sub>ACOV_HYS</sub>	AC overvoltage falling hysteresis	OVPSET falling		50		mV
t <sub>ACOV_RISE_DEG</sub>	AC Overvoltage Rising Deglitch to turn off ACFET and Disable Charge	OVPSET rising		1		μs
t <sub>ACOV_FALL_DEG</sub>	AC Overvoltage Falling Deglitch to turn on ACFET	OVPSET falling		30		ms
INPUT UNDERVO	LTAGE COMPARATOR (ACUV)					
V <sub>ACUV</sub>	AC Undervoltage Falling Threshold to turn off ACFET	OVPSET falling	0.487	0.497	0.507	V
V <sub>ACUV_HYS</sub>	AC Undervoltage Rising Hysteresis	OVPSET rising		100		mV
t <sub>ACOV_FALL_DEG</sub>	AC Undervoltage Falling Deglitch to turn off ACFET and Disable Charge	OVPSET falling		1		μs
t <sub>ACOV_RISE_DEG</sub>	AC Undervoltage Rising Deglitch to turn on ACFET	OVPSET rising		30		ms
THERMAL REGUI	LATION					
$T_{J\_REG}$	Junction Temperature Regulation Accuracy	ISET > 120 mV, Charging		120		°C
THERMAL SHUTE	DOWN COMPARATOR					
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature rising		150		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis	Temperature falling		20		°C
t <sub>SHUT_RISE_DEG</sub>	Thermal shutdown rising deglitch	Temperature rising		100		μs
t <sub>SHUT_FALL_DEG</sub>	Thermal shutdown falling deglitch	Temperature falling		10		ms
THERMISTOR CO	MPARATOR	T				
V <sub>T1</sub>	T1 (0 °C) threshold, Charge suspended below this temperature.	V <sub>TS</sub> rising, As Percentage to V <sub>VREF</sub>	70.2%	70.8%	71.4%	
V <sub>T1-HYS</sub>	Charge back to $I_{CHARGE}$ / 2 and $V_{FB}$ = 2.1 V above this temperature.	Hysteresis, V <sub>TS</sub> falling		0.6%		
V <sub>T2</sub>	T2 (10 °C) threshold, Charge back to $I_{CHARGE}$ / 2 and $V_{FB}$ = 2.1 V below this temperature.	$V_{TS}$ rising, As Percentage to $V_{VREF}$	68.0%	68.6%	69.2%	
V <sub>T2-HYS</sub>	Charge back to $I_{CHARGE}$ and $V_{FB}$ = 2.1 V above this temperature.	Hysteresis, V <sub>TS</sub> falling		0.8%		
V <sub>T3</sub>	T3 (45 °C) threshold, Charge back to $I_{CHARGE}$ and $V_{FB}$ = 2.05 V above this temperature.	V <sub>TS</sub> falling, As Percentage to V <sub>VREF</sub>	55.5%	56.1%	56.7%	
V <sub>T3-HYS</sub>	Charge back to $I_{CHARGE}$ and $V_{FB}$ = 2.1 V below this temperature.	Hysteresis, V <sub>TS</sub> rising		0.8%		
$V_{T4}$	T4 (50 °C) threshold, Charge back to $I_{CHARGE}$ and $V_{FB}$ = 2.025 V above this temperature.	$V_{TS}$ falling, As Percentage to $V_{VREF}$	53.2%	53.7%	54.2%	
V <sub>T4-HYS</sub>	Charge back to $I_{CHARGE}$ and $V_{FB}$ = 2.05 V below this temperature.	Hysteresis, V <sub>TS</sub> rising		0.8%		
V <sub>T5</sub>	T5 (60 °C) threshold, Charge suspended above this temperature.	V <sub>TS</sub> falling, As Percentage to V <sub>VREF</sub>	47.6%	48.1%	48.6%	
V <sub>T5-HYS</sub>	Charge back to $I_{CHARGE}$ and $V_{FB}$ = 2.025 V below this temperature.	Hysteresis, V <sub>TS</sub> rising		1.2%		
	Deglitch time for Temperature Out of Valid Charge Range Detection	$V_{TS} < V_{T5}$ or $V_{TS} > V_{T1}$		400		ms
	Deglitch time for Temperature In Valid Range Detection	$V_{TS} > V_{T5} + V_{T5\_HYS}$ or $V_{TS} < V_{T1} - V_{T1\_HYS}$		20		
	Deglitch time for Temperature Detection above/below T2, T3, T4 threshold			25		ms
	Charge Current when V <sub>TS</sub> between V <sub>T1</sub> and			I <sub>CHARGE</sub> /		



 $4.5 \text{ V} \leq \text{V(PVCC, AVCC)} \leq 17 \text{ V}, -40^{\circ}\text{C} < \text{T}_{\text{J}} + 125^{\circ}\text{C}$ , typical values are at  $\text{T}_{\text{A}} = 25^{\circ}\text{C}$ , with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGE OVERCU	JRRENT COMPARATOR (CYCLE-BY-CYCLE)					
V <sub>OCP_CHRG</sub>	Charge Overcurrent Rising Threshold, $V_{\text{SRP}} > 2.2 \text{ V}$	Current as percentage of fast charge current		160%		
V <sub>OCP_MIN</sub>	Charge Overcurrent Limit Min, $V_{SRP}$ < 2.2 V	Measure V <sub>SRP-SRN</sub>		45		mV
V <sub>OCP_MAX</sub>	Charge Overcurrent Limit Max, $V_{SRP} > 2.2 \text{ V}$	Measure V <sub>SRP-SRN</sub>		75		mV
HSFET OVERCUR	RENT COMPARATOR (CYCLE-BY-CYCLE)					
I <sub>OCP_HSFET</sub>	Current limit on HSFET	Measure on HSFET	8	11.5		Α
CHARGE UNDER	CURRENT COMPARATOR (CYCLE-BY-CYCLE	E)				
V <sub>UCP</sub>	Charge undercurrent falling threshold	Measure on V <sub>(SRP-SRN)</sub>	1	5	9	mV
BAT SHORT COM	PARATOR					
V <sub>BATSHT</sub>	Battery short falling threshold	Measure on SRN		2		V
V <sub>BATSHT_HYS</sub>	Battery short rising hysteresis	Measure on SRN		200		mV
t <sub>BATSHT_DEG</sub>	Deglitch on both edges			1		μs
V <sub>BATSHT</sub>	Charge Current during BATSHORT	Percentage of fast charge current		10%(2)		
VREF REGULATO	R				'	
$V_{VREF\_REG}$	VREF regulator voltage	V <sub>AVCC</sub> > V <sub>UVLO</sub> , No load	3.267	3.3	3.333	V
I <sub>VREF_LIM</sub>	VREF current limit	V <sub>VREF</sub> = 0 V, V <sub>AVCC</sub> > V <sub>UVLO</sub>	35		90	mA
REGN REGULATO	)R				'	
V <sub>REGN_REG</sub>	REGN regulator voltage	V <sub>AVCC</sub> > 10 V, ISET > 120 mV	5.7	6	6.3	V
I <sub>REGN LIM</sub>	REGN current limit	V <sub>REGN</sub> = 0 V, V <sub>AVCC</sub> > 10 v, ISET > 120 mV	40		120	mA
TTC INPUT						
t <sub>prechrg</sub>	Precharge Safety Timer	Precharge time before fault occurs	1620	1800	1980	Sec
t <sub>fastchrg</sub>	Fast Charge Timer Range	$T_{chg} = C_{TTC} * K_{TTC}$	1		10	hr
	Fast Charge Timer Accuracy		-10%		10%	
K <sub>TTC</sub>	Timer Multiplier			5.6		min/nF
V <sub>TTC_LOW</sub>	TTC Low Threshold	TTC falling			0.4	V
I <sub>TTC</sub>	TTC Source/Sink Current		45	50	55	μA
V <sub>TTC_OSC_HI</sub>	TTC oscillator high threshold			1.5		V
V <sub>TTC_OSC_LO</sub>	TTC oscillator low threshold			1		V
	I (BATFET) DRIVER	,				
R <sub>DS BAT OFF</sub>	BATFET Turnoff Resistance	V <sub>AVCC</sub> > 5 V			100	Ω
R <sub>DS BAT ON</sub>	BATFET Turnon Resistance	V <sub>AVCC</sub> > 5 V			20	kΩ
V <sub>BATDRV_REG</sub>	BATFET Drive Voltage	$V_{\rm BATDRV\_REG}$ = $V_{\rm ACN}$ - $V_{\rm BATDRV}$ when $V_{\rm AVCC}$ > 5 V and BATFET is on	4.2		7	V
t <sub>BATFET_DEG</sub>	BATFET Power-up Delay to turn off BATFET after adapter is detected			30		ms
AC SWITCH (ACFI	ET) DRIVER				l	
I <sub>ACFET</sub>	ACDRV Charge Pump Current Limit	V <sub>ACDRV</sub> - V <sub>CMSRC</sub> = 5 V		60		μA
V <sub>ACDRV_REG</sub>	Gate Drive Voltage on ACFET	V <sub>ACDRV</sub> – V <sub>CMSRC</sub> when V <sub>AVCC</sub> > V <sub>UVLO</sub>	4.2	6		V
R <sub>ACDRV_LOAD</sub>	Maximum load between ACDRV and CMSRC		500			kΩ
AC/BAT SWITCH I		1				
		Dead Time when switching between ACFET and				



 $4.5 \text{ V} \le \text{V(PVCC, AVCC)} \le 17 \text{ V}, -40 ^{\circ}\text{C} < \text{T}_{\text{J}} + 125 ^{\circ}\text{C}$ , typical values are at  $\text{T}_{\text{A}} = 25 ^{\circ}\text{C}$ , with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY DETEC	CTION					
t <sub>WAKE</sub>	Wake timer	Max time charge is enabled		500		ms
I <sub>WAKE</sub>	Wake current	$R_{SENSE} = 10 \text{ m}\Omega$	50	125	200	mA
t <sub>DISCHARGE</sub>	Discharge timer	Max time discharge current is applied		1		sec
I <sub>DISCHARGE</sub>	Discharge current			8		mA
I <sub>FAULT</sub>	Fault current after a time-out fault			2		mA
V <sub>WAKE</sub>	Wake threshold with respect to V <sub>REG</sub> To detect battery absent during WAKE	Measure on FB		50		mV
V <sub>DISCH</sub>	Discharge Threshold to detect battery absent during discharge	Measure on FB		1.45		V
INTERNAL PWM						
fsw	PWM Switching Frequency		1360	1600	1840	kHz
t <sub>SW_DEAD</sub>	Driver Dead Time <sup>(1)</sup>	Dead time when switching between LSFET and HSFET no load		30		ns
R <sub>DS_HI</sub>	High-Side MOSFET ON-Resistance	$V_{BTST} - V_{SW} = 4.5 \text{ V}$		25	45	mΩ
R <sub>DS_LO</sub>	Low-Side MOSFET ON-Resistance			60	110	mΩ
	Bootstrap Refresh Comparator Threshold	$V_{BTST} - V_{SW}$ when low-side refresh pulse is requested, $V_{AVCC} = 4.5 \text{ V}$	3			V
V <sub>BTST_REFRESH</sub>	Voltage	$V_{BTST} - V_{SW}$ when low-side refresh pulse is requested, $V_{AVCC} > 6 \text{ V}$	4			V
INTERNAL SOFT	START (8 steps to regulation current ICHG)					
SS_STEP	Soft start steps			8		step
T <sub>SS_STEP</sub>	Soft start step time			1.6	3	ms
CHARGER SECT	ION POWER-UP SEQUENCING					
t <sub>CE_DELAY</sub>	Delay from ISET above 120 mV to start charging battery			1.5		s
INTEGRATED BT	ST DIODE				,	
V <sub>F</sub>	Forward Bias Voltage	I <sub>F</sub> = 120 mA at 25°C		0.85		V
V <sub>R</sub>	Reverse breakdown voltage	I <sub>R</sub> = 2 μA at 25°C			20	V
LOGIC IO PIN CH	IARACTERISTICS				,	
V <sub>OUT_LO</sub>	STAT Output Low Saturation Voltage	Sink Current = 5 mA			0.5	V




# 8.6 Typical Characteristics

Table 1. Table of Graphs<sup>(1)</sup>

FIGURE	DESCRIPTION
Figure 1	AVCC, VREF, ACDRV and STAT Power Up (ISET=0)
Figure 2	Charge Enable by ISET
Figure 3	Current Soft Start
Figure 4	Charge Disable by ISET
Figure 5	Continuous Conduction Mode Switching
Figure 6	Discontinuous Conduction Mode Switching
Figure 7	BATFET to ACFET Transition during Power Up
Figure 8	System Load Transient (Input Current DPM)
Figure 9	Battery Insertion and Removal
Figure 10	Battery-to-Ground Short Protection
Figure 11	Battery-to-Ground Short Transition
Figure 12	Efficiency vs Output Current (V <sub>IN</sub> = 15 V)
Figure 13	Efficiency vs Output Current (V <sub>OUT</sub> = 3.8 V)


(1) All waveforms and data are measured on HPA610 and HPA706 EVMs.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated












### 9 Detailed Description

#### 9.1 Overview

The bq24171 device is a stand-alone switched-mode battery charger for Li-ion and Li-Polymer batteries with power path management and integrated N-channel power MOSFETs. This fixed-frequency synchronous PWM charger offers high-accuracy regulation of input current charge current and battery regulation voltage.

The bq24171 monitors the battery pack temperature and allows charge only in a JEITA profile-compatible window with a lower charge rate at a low temperature and a lower charge voltage at a high temperature.

### 9.2 Functional Block Diagram



Copyright © 2011–2015, Texas Instruments Incorporated

(1)

# TEXAS INSTRUMENTS

#### 9.3 Feature Description




Figure 14. Typical Charging Profile

#### 9.3.1 Battery Voltage Regulation

The bq24171 offers a high-accuracy voltage regulator on for the charging voltage.

The bq24171 uses external resistor divider for voltage feedback and regulate to internal 2.1-V voltage reference on FB pin. Use the following equation for the regulation voltage for bq24171:

$$V_{BAT} = 2.1 \text{ V} \times \left[ 1 + \frac{R2}{R1} \right]$$

where

- R2 is connected from FB to the battery.
- · R1 is connected from FB to GND.

#### 9.3.2 Battery Current Regulation

The ISET input sets the maximum charging current. Battery current is sensed by current-sensing resistor RSR connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 40 mV maximum. The equation for charge current is:

$$I_{CHARGE} = \frac{V_{ISET}}{20 \times R_{SR}}$$
 (2)

The valid input voltage range of ISET is up to 0.8 V. With 10-m $\Omega$  sense resistor, the maximum output current is 4 A. With 20-m $\Omega$  sense resistor, the maximum output current is 2 A.

The charger is disabled when ISET pin voltage is below 40 mV and is enabled when the ISET pin voltage is above 120 mV. For  $10\text{-m}\Omega$  current-sensing resistor, the minimum fast charge current must be higher than 600 mA.



Under high ambient temperature, the charge current will fold back to keep IC temperature not exceeding 120°C.

### 9.3.3 Battery Precharge Current Regulation

On power up, if the battery voltage is below the  $V_{LOWV}$  threshold, the bq24171 applies the precharge current to the battery. This precharge feature is intended to revive deeply discharged cells. If the  $V_{LOWV}$  threshold is not reached within 30 minutes of initiating precharge, the charger turns off and a FAULT is indicated on the status pins.

For bg24171, the precharge current is set as 10% of the fast charge rate set by ISET voltage.

$$I_{PRECHARGE} = \frac{V_{ISET}}{200 \times R_{SR}}$$
(3)

#### 9.3.4 Input Current Regulation

The total input current from an AC adapter or other DC sources is a function of the system supply current and the battery charging current. System current normally fluctuated as portions of the systems are powered up or down. Without Dynamic Power Management (DPM), the source must be able to supply the maximum system current and the maximum available charger input current simultaneously. By using DPM, the input current regulator reduces the charging current when the summation of system power and charge power exceeds the maximum input power. Therefore, the current capability of the AC adapter can be lowered, reducing system cost.

Input current is set by the voltage on ACSET pin using the following equation:

$$I_{DPM} = \frac{V_{ACSET}}{20 \times R_{AC}} \tag{4}$$

The ACP and ACN pins are used to sense across RAC with default value of 10 m $\Omega$ . However, resistors of other values can also be used. A larger sense resistor will give a larger sense voltage and higher regulation accuracy, at the expense of higher conduction loss.

#### 9.3.5 Charge Termination, Recharge, and Safety Timers

The charger monitors the charging current during the voltage regulation phase. Termination is detected when the FB voltage is higher than recharge threshold and the charge current is less than the termination current threshold, as calculated below:

$$I_{TERM} = \frac{V_{ISET}}{200 \times R_{SR}}$$

where

• V<sub>ISET</sub> is the voltage on the ISET pin.

There is a 25-ms deglitch time during transition between fast charge and precharge.

As a safety backup, the charger also provides an internal fixed 30-minute precharge safety timer and a programmable fast charge timer. The fast charge time is programmed by the capacitor connected between the TTC pin and AGND, and is given by the formula:

$$t_{TTC} = C_{TTC} \times K_{TTC}$$

where

C<sub>TTC</sub> is the capacitor connected to TTC.

A new charge cycle is initiated when one of the following conditions occurs:

- The battery voltage falls below the recharge threshold
- A power-on-reset (POR) event occurs
- ISET pin toggled below 40 mV (disable charge) and above 120 mV (enable charge)



Pull the TTC pin to AGND to disable both termination and fast charge safety timer (reset timer). Pull the TTC pin to VREF to disable the safety timer, but allow charge termination.

#### 9.3.6 Power Up

The charge uses a SLEEP comparator to determine the source of power on the AVCC pin because AVCC can be supplied either from the battery or the adapter. With the adapter source present, if the AVCC voltage is greater than the SRN voltage, the charger exits SLEEP mode. If all conditions are met for charging, the charger then starts charge the battery (see *Enable and Disable Charging*). If SRN voltage is greater than AVCC, the charger enters low quiescent current SLEEP mode to minimize current drain from the battery. During SLEEP mode, the VREF output turns off and the STAT pin goes to high impedance.

If AVCC is below the UVLO threshold, the device is disabled.

### 9.3.7 Input Undervoltage Lockout (UVLO)

The system must have a minimum AVCC voltage to allow proper operation. This AVCC voltage could come from either input adapter or battery because a conduction path exists from the battery to AVCC through the high-side NMOS body diode. When AVCC is below the UVLO threshold, all circuits on the IC are disabled.

### 9.3.8 Input Overvoltage/Undervoltage Protection

ACOV provides protection to prevent system damage due to high input voltage. In bq24171, once the voltage on OVPSET is above the 1.6-V ACOV threshold or below the 0.5-V ACUV threshold, charge is disabled and input MOSFETs turn off. The bq24171 provides flexibility to set the input qualification threshold.

#### 9.3.9 Enable and Disable Charging

The following conditions have to be valid before charging is enabled:

- ISET pin above 120 mV.
- Device is not in UVLO mode (that is, V<sub>AVCC</sub> > V<sub>UVLO</sub>).
- Device is not in SLEEP mode (that is, V<sub>AVCC</sub> > V<sub>SRN</sub>).
- OVPSET voltage is from 0.5 V to 1.6 V to qualify the adapter.
- 1.5-s delay is complete after initial power up.
- REGN LDO and VREF LDO voltages are at correct levels.
- Thermal Shutdown (TSHUT) is not valid.
- TS fault is not detected.
- ACFET turns on (see System Power Selector for details).

One of the following conditions stops ongoing charging:

- ISET pin voltage is below 40 mV.
- · Device is in UVLO mode.
- · Adapter is removed, causing the device to enter SLEEP mode.
- OVPSET voltage indicates the adapter is not valid.
- REGN or VREF LDO voltage is overloaded.
- TSHUT temperature threshold is reached.
- TS voltage goes out of range, indicating the battery temperature is too hot or too cold.
- ACFET turns off.
- TTC timer expires or precharge timer expires.

### 9.3.10 System Power Selector

The IC automatically switches adapter or battery power to the system load. The battery is connected to the system by default during power up or during SLEEP mode. When the adapter plugs in and the voltage is above the battery voltage, the IC exits SLEEP mode. The battery is disconnected from the system and the adapter is connected to the system after exiting SLEEP. An automatic break-before-make logic prevents shoot-through currents when the selectors switch.



The ACDRV is used to drive a pair of back-to-back N-channel power MOSFETs between adapter and ACP with sources connected together to CMSRC. The N-channel FET with the drain connected to the ACP (Q2, RBFET) provides reverse battery discharge protection, and minimizes system power dissipation with its low-RDS<sub>ON</sub>. The other N-channel FET with drain connected to adapter input (Q1, ACFET) separates battery from adapter, and provides a limited dl/dt when connecting the adapter to the system by controlling the FET turnon time. The /BATDRV controls a P-channel power MOSFET (Q3, BATFET) placed between battery and system with drain connected to battery.

Before the adapter is detected, the ACDRV is pulled to CMSRC to keep ACFET off, disconnecting the adapter from system. /BATDRV stays at ACN - 6 V (clamp to ground) to connect battery to system if all the following conditions are valid:

- V<sub>AVCC</sub> > V<sub>UVLO</sub> (battery supplies AVCC)
- V<sub>ACN</sub> < V<sub>SRN</sub> + 200 mV

After the device comes out of SLEEP mode, the system begins to switch from battery to adapter. The AVCC voltage has to be 300 mV above SRN to enable the transition. The break-before-make logic keeps both ACFET and BATFET off for 10  $\mu$ s before ACFET turns on. This prevents shoot-through current or any large discharging current from going into the battery. The /BATDRV is pulled up to ACN and the ACDRV pin is set to CMSRC + 6 V by an internal charge pump to turn on N-channel ACFET, connecting the adapter to the system if all the following conditions are valid:

- V<sub>ACUV</sub> < V<sub>OVPSET</sub> < V<sub>ACOV</sub>
- V<sub>AVCC</sub> > V<sub>SRN</sub> + 300 mV

When the adapter is removed, the IC turns off ACFET and enters SLEEP mode.

BATFET keeps off until the system drops close to SRN. The BATDRV pin is driven to ACN - 6 V by an internal regulator to turn on P-channel BATFET, connecting the battery to the system.

Asymmetrical gate drive provides fast turnoff and slow turnon of the ACFET and BATFET to help the breakbefore-make logic and to allow a soft-start at turnon of both MOSFETs. The delay time can be further increased by putting a capacitor from gate to source of the power MOSFETs.

#### 9.3.11 Converter Operation

The bq24171 employs a 1.6-MHz constant-frequency step-down switching regulator. The fixed-frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal saw-tooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp height is proportional to the AVCC voltage to cancel out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. Internal gate drive logic allows achieving 97% duty cycle before pulse skipping starts.

#### 9.3.12 Automatic Internal Soft-Start Charger Current

The charger automatically soft-starts the charger regulation current every time the charger goes into fast charge to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into eight evenly divided steps up to the programmed charge current. Each step lasts around 1.6 ms, for a typical rise time of 12.8 ms. No external components are needed for this function.

### 9.3.13 Charge Overcurrent Protection

The charger monitors top-side MOSFET current by high-side sense FET. When peak current exceeds MOSFET limit, the charger turns off the top-side MOSFET and keeps it off until the next cycle. The charger has a secondary cycle-to-cycle overcurrent protection. The charger monitors the charge current, and prevents the current from exceeding 160% of the programmed charge current. The high-side gate drive turns off when either overcurrent condition is detected, and automatically resumes when the current falls below the overcurrent threshold.



#### 9.3.14 Charge Undercurrent Protection

After the recharge, if the SRP-SRN voltage decreases below 5 mV, then the low-side FET is turned off for the rest of the switching cycle. During discontinuous conduction mode (DCM), the low-side FET turns on for a short period of time when the bootstrap capacitor voltage drops below 4 V to provide refresh charge for the capacitor. This is important to prevent negative inductor current from causing any boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors. This can lead to an overvoltage on the AVCC node and potentially cause damage to the system.

### 9.3.15 Battery Detection

For applications with removable battery packs, IC provides a battery absent detection scheme to reliably detect insertion or removal of battery packs. The battery detection routine runs on power up, or if battery voltage falls below recharge threshold voltage due to removing a battery or discharging a battery.




Figure 15. Battery Detection Flow Chart

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Once the device has powered up, an 8-mA discharge current is applied to the SRN terminal. If the battery voltage falls below the LOWV threshold within 1 second, the discharge source is turned off, and the charger is turned on at low charge current (125 mA). If the battery voltage gets up above the recharge threshold within 500 ms, there is no battery present and the cycle restarts. If either the 500-ms or 1-second timer times out before the respective thresholds are hit, a battery is detected and a charge cycle is initiated.




Figure 16. Battery Detect Timing Diagram

Ensure that the total output capacitance at the battery node is not so large that the discharge current source cannot pull the voltage below the LOWV threshold during the 1-second discharge time. The maximum output capacitances can be calculated according to the following equation:

$$C_{MAX} = \frac{I_{DISCH} \times t_{DISCH}}{(2.05 \text{ V} - 1.45 \text{ V}) \times \left[1 + \frac{R_2}{R_1}\right]}$$

where

- C<sub>MAX</sub> is the maximum output capacitance.
- I<sub>DISCH</sub> is the discharge current.
- t<sub>DISCH</sub> is the discharge time.
- R<sub>2</sub> and R<sub>1</sub> are the voltage feedback resistors from the battery to the FB pin.

#### 9.3.15.1 Example

For a 3-cell Li+ charger, with  $R_2$  = 500 k $\Omega$ ,  $R_1$  = 100 k $\Omega$  (giving 12.6 V for voltage regulation),  $I_{DISCH}$  = 8 mA,  $t_{DISCH}$  = 1 second.

$$C_{MAX} = \frac{8 \text{ mA} \times 1 \text{ sec}}{0.6 \text{ V} \times \left[1 + \frac{500 \text{ k}\Omega}{100 \text{ k}\Omega}\right]} = 2.2 \text{ mF}$$
(8)

Based on these calculations, no more than 2200  $\mu F$  should be allowed on the battery node for proper operation of the battery detection circuit.

#### 9.3.16 Battery Short Protection

When SRN pin voltage is lower than 2 V, it is considered as battery short condition during charging period. The charger will shut down immediately for 1 ms, then soft start back to the charging current the same as precharge current. This prevents high current may build in output inductor and cause inductor saturation when battery terminal is shorted during charging. The converter works in nonsynchronous mode during battery short.

### 9.3.17 Battery Overvoltage Protection

The converter will not allow the high-side FET to turn on until the battery voltage goes below 102% of the regulation voltage. This allows 1-cycle response to an overvoltage condition – such as occurs when the load is removed or the battery is disconnected. A total 6-mA current sink from SRP/SRN to AGND allows discharging the stored output inductor energy that is transferred to the output capacitors. If battery overvoltage condition lasts for more than 30 ms, charge is disabled.

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback

(7)

#### 9.3.18 Temperature Qualification and JEITA Guideline

The controller continuously monitors battery temperature by measuring the voltage between the TS pin and GND. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The controller compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the voltage on TS pin must be within the  $V_{T1}$  to  $V_{T5}$  thresholds. If  $V_{TS}$  is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{T1}$  to  $V_{T5}$  thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{T1}$  to  $V_{T5}$  range. The controller suspends charge by turning off the PWM charge FETs. If  $V_{TS}$  is within the range of  $V_{T1}$  and  $V_{T2}$ , charge voltage regulation on FB pin is 2.1 V and the charge current is reduced to  $I_{CHARGE}/2$  (To avoid early termination during  $V_{T1}$  and  $V_{T2}$  range, fast charge current need to be bigger than 2 times of termination current); if  $V_{TS}$  is within the range of  $V_{T2}$  and  $V_{T3}$ , the charge voltage regulation on FB pin is reduced back to 2.05 V; and if  $V_{TS}$  is within  $V_{T4}$  and  $V_{T5}$ , the charge voltage regulation on FB pin is further reduced to 2.025 V. Figure 17 summarizes the operation. See the Li-ion battery charger solutions for JEITA compliance, SLYT365.




Figure 17. TS Pin, Thermistor Sense Thresholds

Assuming a 103AT NTC thermistor on the battery pack as shown in Figure 18, the values of RT1 and RT2 can be determined by using Equation 9 and Equation 10:

$$RT2 = \frac{V_{VREF} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{V_{VREF}}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{V_{VREF}}{VT1} - 1\right)}$$

$$RT1 = \frac{\frac{V_{VREF}}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
(9)






Figure 18. TS Resistor Network

For example, 103AT NTC thermistors are used to monitor the battery pack temperature. Select T1 = 0°C for COLD and T5 =  $60^{\circ}$ C for HOT, then we get R<sub>T2</sub> =  $6.8 \text{ k}\Omega$  and R<sub>T1</sub> =  $2.2 \text{ k}\Omega$  as in the design tool. A small RC filter is suggested to use for system-level ESD protection.

#### 9.3.19 MOSFET Short Circuit and Inductor Short Circuit Protection

The IC has a short circuit protection feature. Its cycle-by-cycle current monitoring feature is achieved through monitoring the voltage drop across Rdson of the MOSFETs. The charger will be latched off, but the ACFET keep on to power the system. The only way to reset the charger from latch-off status is remove adapter then plug adapter in again. Meanwhile, STAT is blinking to report the fault condition.

#### 9.3.20 Thermal Regulation and Shutdown Protection

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. The internal thermal regulation loop will fold back the charge current to keep the junction temperature from exceeding 120°C. As added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 150°C. The charger stays off until the junction temperature falls below 130°C.

#### 9.3.21 Timer Fault Recovery

The IC provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition 1: The battery voltage is above the recharge threshold and a time-out fault occurs.

Recovery Method: The timer fault will clear when the battery voltage falls below the recharge threshold, and battery detection will begin. A POR or taking ISET below 40 mV will also clear the fault.

Condition 2: The battery voltage is below the recharge threshold and a time-out fault occurs.

Recovery Method: Under this scenario, the IC applies the fault current to the battery. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, the IC disabled the fault current and executes the recovery method described in Condition 1. A POR or taking ISET below 40 mV will also clear the fault.

#### 9.3.22 Inductor, Capacitor, and Sense Resistor Selection Guidelines

The IC provides internal loop compensation. With this scheme, the best stability occurs when the LC resonant frequency,  $f_o$ , is approximately 15 kHz – 25 kHz for the IC.

$$f_{\rm o} = \frac{1}{2\pi\sqrt{\rm LC}} \tag{11}$$



Table 2 summarizes typical LC components for various charge currents.

Table 2. Typical Values as a Function of Charge Current

CHARGE CURRENT	1 A	2 A	3 A	4 A
Output inductor L	6.8 µH	3.3 µH	3.3 µH	2.2 µH
Output capacitor C	10 µF	20 µF	20 μF	30 µF

### 9.3.23 Charge Status Outputs

The open-drain STAT outputs indicate various charger operations as listed in Table 3. These status pins can be used to drive LEDs or communicate with the host processor. OFF indicates that the open-drain transistor is turned off.

**Table 3. STAT Pin Definition** 

CHARGE STATE	STAT
Charge in progress (including recharging)	ON
Charge complete, Sleep mode, Charge disabled	OFF
Charge suspend, Input overvoltage, Battery overvoltage, timer fault, , battery absent	BLINK

#### 9.4 Device Functional Modes

The bq24171 is a JEITA-compliant stand-alone switched-mode charger with power path selector. The device can operate from either a qualified adapter or supply system power from the battery. Dynamic Power Management (DPM) mode allows for a smaller adapter to be used effectively in systems with more dynamic system loads.

The bq24171 device provides power path selector gate driver ACDRV/CMSRC on input NMOS pair ACFET (Q1) and RBFET (Q2), and BATDRV on a battery PMOS device (Q3). When the qualified adapter is present, the system is directly connected to the adapter. Otherwise, the system is connected to the battery. In addition, the power path prevents battery from boosting back to the input.

The bq24171 features DPM to reduce the charge current when the input power limit is reached to avoid overloading the adapter. A highly accurate current-sense amplifier enables precise measurement of input current from adapter to monitor overall system power.

The total input current from an AC adapter or other DC sources is a function of the system supply current and the battery charging current. System current normally fluctuated as portions of the systems are powered up or down. Without DPM, the source must be able to supply the maximum system current and the maximum available charger input current simultaneously. By using DPM, the input current regulator reduces the charging current when the summation of system power and charge power exceeds the maximum input power. Therefore, the current capability of the AC adapter can be lowered, thus reducing system cost.

Although the bq24171 is a stand-alone charger, external control circuitry can effectively be used to change pin settings such as ISET, ACSET, and enable Battery Learn mode to accommodated for dynamic charging conditions.



## 10 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

A typical application consists of a bq24171 with power path management and from 1- to 3-cell series Li-ion or Lipolymer battery in a wide variety of portable applications where JEITA-compatible charging limits are desired.

### 10.2 Typical Application



12-V input, 2-cell battery 8.4 V, 2-A charge current, 0.2-A precharge/termination current, 3-A DPM current, 18-V input OVP

Figure 19. Typical Application Schematic



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

For this design example, use the parameters listed in Table 4 as the input parameters.

**Table 4. Design Parameters** 

PARAMETER	EXAMPLE VALUE				
Input Voltage Range	4.5 V - 17 V				
Input Current DPM Limit	600 mA min				
Battery Voltage	13.5 V max				
Charge Current	4 A max				

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Inductor Selection

The bq24171 has a 1600-kHz switching frequency to allow the use of small inductor and capacitor values. Inductor saturation current should be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE} \tag{12}$$

Inductor ripple current depends on input voltage  $(V_{IN})$ , duty cycle  $(D = V_{OUT}/V_{IN})$ , switching frequency (fs), and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(13)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Usually inductor ripple is designed in the range of 20% to 40% of the maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 10.2.2.2 Input Capacitor

The input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{CIN}$  occurs where the duty cycle is closest to 50% and can be estimated by the following equation:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(14)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A 25-V rating or higher capacitor is preferred for a 15-V input voltage. A 20-µF capacitance is suggested for a typical 3-A to 4-A charging current.

#### 10.2.2.3 Output Capacitor

Submit Documentation Feedback

The output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given as:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(15)

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(16)

At certain input/output voltages and switching frequencies, the voltage ripple can be reduced by increasing the output filter LC.



The bq24171 has an internal loop compensator. To achieve good loop stability, the resonant frequency of the output inductor and output capacitor should be designed from 15 kHz to 25 kHz. The preferred ceramic capacitor has a 25-V or higher rating, X7R or X5R.

#### 10.2.2.4 Input Filter Design

During adapter hot plug-in, the parasitic inductance and the input capacitor from the adapter cable form a second-order system. The voltage spike at the AVCC pin may be beyond the IC maximum voltage rating and damage the IC. The input filter must be carefully designed and tested to prevent an overvoltage event on the AVCC pin.

There are several methods to damping or limiting the overvoltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the overvoltage level to an IC safe level. However, these two solutions may not be lowest cost or smallest size.

A cost-effective and small-size solution is shown in Figure 20. R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result, the overvoltage spike is limited to a safe level. D1 is used for reverse voltage protection for the AVCC pin. C2 is the AVCC pin decoupling capacitor and it should be placed as close as possible to the AVCC pin. R2 and C2 form a damping RC network to further protect the IC from high dv/dt and high voltage spikes. The C2 value should be less than the C1 value so R1 can dominant the equivalent ESR value to provide enough damping effect for hot plug-in. R1 and R2 must be sized to handle in-rush current power loss according to the resistor manufacturer's data sheet. Verify the filter component values with a real application and make any minor adjustments needed to fit in the real application circuit.

If the input is 5 V (USB host or USB adapter), diode D1 can be omitted. R2 must be 5  $\Omega$  or higher to limit the current if the input is reversely inserted.




Figure 20. Input Filter

#### 10.2.2.5 Input ACFET and RBFET Selection

N-type MOSFETs are used as input ACFET(Q1) and RBFET(Q2) for better cost-effective and small-size solution, as shown in Figure 23. Normally, there is a total capacitance of 50  $\mu$ F connected at PVCC node; 10- $\mu$ F capacitor for buck converter of bq24171 and 40- $\mu$ F capacitor for system side. There is a surge current during Q1 turnon period when a valid adapter is inserted. Decreasing the turnon speed of Q1 can limit this surge current in desirable range by selecting a MOSFET with relative bigger C<sub>GD</sub> and/or C<sub>GS</sub>. If Q1 turns on too fast, we must add external C<sub>GD</sub> and/or C<sub>GS</sub>. For example, 4.7-nF C<sub>GD</sub> and 47-nF C<sub>GS</sub> are adopted on EVM while using NexFET CSD17313 as Q1.




Figure 21. Input ACFET and RBFET

# TEXAS INSTRUMENTS

### 10.2.3 Application Curves





Figure 22. Charge Efficiency

### 10.3 System Examples



USB with input OVP 8 V, selectable charge current limit of 900 mA or 500 mA, system connected after sense resistor

Figure 23. Typical Application Schematic With Single-Cell Unremovable Battery



### 11 Power Supply Recommendations

In order to provide an output voltage on SYS, the bq24170/bq24172 requires a power supply from 4.5-V to 17-V input with ideally >500-mA current rating connected to VBUS; or, a single-cell Li-lon battery with voltage > VBATUVLO connected to BAT.

### 12 Layout

### 12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize the high-frequency current path loop (see Figure 24) is important to prevent electrical and magnetic field radiation and high-frequency resonant problems. The following is a PCB layout priority list for proper layout. Layout of the PCB according to this specific order is essential.

- 1. Place the input capacitor as close as possible to the PVCC supply and ground connections and use the shortest copper trace connection. These parts should be placed on the same layer of the PCB instead of on different layers and using vias to make this connection.
- 2. Place the inductor input terminal as close as possible to the SW terminal. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. The charging current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in the same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 25 for Kelvin connection for best current accuracy). Place decoupling capacitor on these traces next to the IC.
- 4. Place the output capacitor next to the sensing resistor output and ground.
- 5. Output capacitor ground connections must be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 6. Route analog ground separately from power ground and use a single ground connection to tie charger power ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling. Use the thermal pad as a single ground connection point to connect analog ground and power ground together, or use a 0-Ω resistor to tie analog ground to power ground. A star-connection under the thermal pad is highly recommended.
- 7. It is critical to solder the exposed thermal pad on the backside of the IC package to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 8. Decoupling capacitors must be placed next to the IC pins and make trace connection as short as possible.
- 9. The number and physical size of the vias must be enough for a given current path.



### 12.2 Layout Example




Figure 24. High-Frequency Current Path




Figure 25. Sensing Resistor PCB Layout



### 13 Device and Documentation Support

#### 13.1 Device Support

bqswitcherII calculation tools, SLUC244

#### 13.2 Documentation Support

#### 13.2.1 Related Documentation

For related documentation, see the following:

Li-ion battery-charger solutions for JEITA compliance, SLYT365

#### 13.3 Trademarks

All trademarks are the property of their respective owners.

### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24171RGYR	ACTIVE	VQFN	RGY	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24171	Samples
BQ24171RGYT	ACTIVE	VQFN	RGY	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24171	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-May-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24171RGYR	VQFN	RGY	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
BQ24171RGYT	VQFN	RGY	24	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

www.ti.com 8-May-2023




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24171RGYR	VQFN	RGY	24	3000	346.0	346.0	33.0
BQ24171RGYT	VQFN	RGY	24	250	210.0	185.0	35.0


5.5 x 3.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N24)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-6/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated