

bq25600C I²C Controlled 3.0-A Single Cell Battery Charger for Parallel Charging Applications

1 Features

- Operation as Parallel Charger to Provide Fast Charging in Dual Charger Operation
- High-Efficiency, 1.5-MHz, Synchronous Switch-Mode Buck Charger
 - 92% Charge Efficiency at 2 A from 5-V Input
 - Optimized for USB Voltage Input (5 V)
 - Low Power Pulse Frequency Modulation (PFM) Mode for Light Load Operations
- Single Input to Support USB Input and High Voltage Adapters
 - Support 3.9-V to 13.5-V Input Voltage Range With 22-V Absolute Maximum Input Voltage Rating
 - Programmable Input Current Limit (100 mA to 3.2 A With 100-mA Resolution) to Support USB 2.0, USB 3.0 Standards and High Voltage Adaptors (IINDPM)
 - Maximum Power Tracking by Input Voltage Limit Up to 5.4 V (VINDPM)
 - VINDPM Threshold Automatically Tracks Battery Voltage
- High Charge Efficiency With 19.5-mΩ Charging Current Sensing MOSFET
- Narrow VDC (NVDC) Power Path Management
 - Instant-On Works with No Battery or Deeply Discharged Battery
 - Ideal Diode Operation in Battery Supplement Mode

- Flexible Autonomous and I²C Mode for Optimal System Performance
- High Integration Includes All MOSFETs, Current Sensing and Loop Compensation
- 17-μA Low Battery Leakage Current
- High Accuracy
 - ±0.5% Charge Voltage Regulation
 - ±5% at 1.5-A Charge Current Regulation
 - ±6% at 1.38-A Charge Current Regulation
 - ±10% at 0.9-A Input Current Regulation
 - Remote Battery Sensing for Fast Charge

2 Applications

- Smart Phones
- Tablet

3 Description


The bq25600C devices are highly-integrated 3.0-A switch-mode battery charge management and system power path management device for single cell Li-Ion and Li-polymer battery. The low impedance power path optimizes switch-mode operation efficiency and reduces battery charging time. The I²C serial interface with charging and system settings makes the device a truly flexible solution.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq25600C	DSBGA (30)	2.2 mm × 2.59 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1 Features	1	8.3 Feature Description.....	17
2 Applications	1	8.4 Register Maps	27
3 Description	1	9 Application and Implementation	38
4 Revision History	2	9.1 Application information.....	38
5 Description (continued)	3	9.2 Typical Application Diagram	39
6 Pin Configuration and Functions	4	9.3 Application Curves	41
7 Specifications	6	10 Power Supply Recommendations	43
7.1 Absolute Maximum Ratings	6	11 Layout	44
7.2 ESD Ratings.....	6	11.1 Layout Guidelines	44
7.3 Recommended Operating Conditions	6	11.2 Layout Example	44
7.4 Thermal information	6	12 Device and Documentation Support	45
7.5 Electrical Characteristics.....	7	12.1 Community Resources.....	45
7.6 Timing Requirements	12	12.2 Trademarks	45
7.7 Typical Characteristics	13	12.3 Electrostatic Discharge Caution.....	45
8 Detailed Description	15	12.4 Glossary	45
8.1 Overview	15	13 Mechanical, Packaging, and Orderable Information	45
8.2 Functional Block Diagram	16		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
September 2017	*	Initial release.

5 Description (continued)

The bq25600C is highly-integrated 3.0-A switch-mode battery charge management and system power path management device for single cell Li-Ion and Li-polymer battery. It features fast charging with high input voltage and high efficiency, which supports parallel charge applications for a wide range of smart phones, tablets and portable devices. The bq25600C has different I2C address from bq25600 and thus only single I2C bus is needed when bq25600 is selected as a main charger and bq25600C is selected as a parallel charger. Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time. Its input voltage and current regulation and battery remote sensing deliver maximum charging power to battery. The solution is highly integrated with input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4) between system and battery. It also integrates the bootstrap diode for the high-side gate drive for simplified system design. The I²C serial interface with charging and system settings makes the device a truly flexible solution.

The device supports a wide range of input sources, including standard USB host port, USB charging port, and USB compliant high voltage adapter. The device sets default input current limit based on the built-in USB interface. To set the default input current limit, the device uses the built-in USB interface, or takes the result from detection circuit in the system, such as USB PHY device. The device is compliant with USB 2.0 and USB 3.0 power spec with input current and voltage regulation.


The device initiates and completes a charging cycle without software control. It senses the battery voltage and charges the battery in three phases: pre-conditioning, constant current and constant voltage. At the end of the charging cycle, the charger automatically terminates when the charge current is below a preset limit and the battery voltage is higher than recharge threshold. If the fully charged battery falls below the recharge threshold, the charger automatically starts another charging cycle.

The charger provides various safety features for battery charging and system operations, including charging safety timer and overvoltage and overcurrent protections. The thermal regulation reduces charge current when the junction temperature exceeds 110°C (programmable). The STAT output reports the charging status and any fault conditions. Other safety features include thermal regulation and thermal shutdown and input \overline{UVLO} and overvoltage protection. The VBUS_GD bit indicates if a good power source is present. The \overline{INT} output immediately notifies host when fault occurs.

The devices are available in 30-ball, 2.0 mm × 2.4 mm WCSP package.

6 Pin Configuration and Functions

**bq25600C YFF Package
30-Pin DSBGA
Top View**



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
NC	B5	AO	No Connect. Must leave this pin floating.
BAT	C1	P	Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is connected between SYS and BAT. Connect a 10 μF closely to the BAT pin.
	D1		
	E1		
	F1		
BATSNS	F3	AIO	Battery voltage sensing pin for charge current regulation. In order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the actual battery pack as close as possible.
BTST	C3	P	PWM high side driver positive supply. Internally, the BTST is connected to the cathode of the boost-strap diode. Connect the 0.047- μF bootstrap capacitor from SW to BTST.
$\overline{\text{CE}}$	E3	DI	Charge enable pin. When this pin is driven low, battery charging is enabled.
GND	A1	—	
	B1		
$\overline{\text{INT}}$	F4	DO	Open-drain interrupt Output. Connect the INT to a logic rail through 10-k Ω resistor. The INT pin sends active low, 256- μs pulse to host to report charger device status and fault.
$\overline{\text{PG}}$	D5	DO	Open drain active low power good indicator. Connect to the pull up rail through 10 k Ω resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.
PMID	A3	DO	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Given the total input capacitance, put 1 μF on VBUS to GND, and the rest capacitance on PMID to GND.
	B3		
PSEL	C5	DI	Power source selection input. High indicates 500 mA input current limit. Low indicates 2.4A input current limit. Once the device gets into host mode, the host can program different input current limit to IINDPM register.
REGN	C4	P	PWM low side driver positive supply output. Internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- μF (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC.

(1) AI = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
SCL	F5	DI	I ² C interface clock. Connect SCL to the logic rail through a 10-kΩ resistor.
SDA	E4	DIO	I ² C interface data. Connect SDA to the logic rail through a 10-kΩ resistor.
STAT	E5	DO	Open-drain interrupt output. Connect the STAT pin to a logic rail via 10-kΩ resistor. The STAT pin indicates charger status. Charge in progress: LOW Charge complete or charger in SLEEP mode: HIGH Charge suspend (fault response): Blink at 1Hz
SW	A2	P	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047-μF bootstrap capacitor from SW to BTST.
	B2		
SYS	C2	P	Converter output connection point. The internal current sensing resistor is connected between SYS and BAT. Connect a 20 μF closely to the SYS pin.
	D2		
	E2		
	F2		
Thermal Pad	—	P	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.
NC	D3, D4	AI	No Connect. Leave this pin floating.
VAC	A5	AI	Input voltage sensing. This pin must be connected to VBUS.
VBUS	A4	P	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-μF ceramic capacitor from VBUS to GND and place it as close as possible to IC.
	B4		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage Range (with respect to GND)	VAC	-2	22	V
	VBUS (converter not switching) ⁽²⁾	-2	22	V
	BTST, PMID (converter not switching) ⁽²⁾	-0.3	22	V
	SW	-2	16	V
	BTST to SW	-0.3	7	V
	PSEL	-0.3	7	V
	BATSNS (converter not switching)	-0.3	7	V
	REGN, TS, \overline{CE} , \overline{PG} , BAT, SYS (converter not switching)	-0.3	7	V
	SDA, SCL, INT, STAT	-0.3	7	V
Output Sink Current	STAT, INT		6	mA
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under Absolute maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.
- (2) VBUS is specified up to 22 V for a maximum of one hour at room temperature

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{BUS}	Input voltage	3.9		13.5 ⁽¹⁾	V
I _{in}	Input current (VBUS)			3.25	A
I _{SWOP}	Output current (SW)			3.25	A
V _{BATOP}	Battery voltage			4.624	V
I _{BATOP}	Fast charging current			3.0	A
I _{BATOP}	Discharging current (continuous)			6	A
T _A	Operating ambient temperature	-40		85	°C

- (1) The inherent switching noise voltage spikes should not exceed the absolute maximum voltage rating on either the BTST or SW pins. A tight layout minimizes switching noise.

7.4 Thermal information

THERMAL METRIC		bq25600C	
		YFF (DSBGA)	
		30 Balls	
			UNIT
R _{θJA}	Junction-to-ambient thermal resistance	58.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	0.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	8.3	°C/W

Thermal information (continued)

THERMAL METRIC		bq25600C	
		YFF (DSBGA)	
		30 Balls	
			UNIT
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	8.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

7.5 Electrical Characteristics

$V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
QUIESCENT CURRENTS						
I_{BAT}	Battery discharge current (BAT, SW, SYS) in buck mode	$V_{BAT} = 4.5\text{ V}$, $V_{BUS} < V_{AC_UVLOZ}$, leakage between BAT and VBUS, $T_J < 85^{\circ}\text{C}$		5	μA	
I_{BAT}	Battery discharge current (BAT) in buck mode	$V_{BAT} = 4.5\text{ V}$, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C disabled, BATFET Disabled. $T_J < 85^{\circ}\text{C}$	17	33	μA	
I_{BAT}	Battery discharge current (BAT, SW, SYS)	$V_{BAT} = 4.5\text{ V}$, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C Disabled, BATFET Enabled. $T_J < 85^{\circ}\text{C}$	58	85	μA	
I_{VAC_HIZ}	Input supply current (VAC) in buck mode	$V_{VAC} = 5\text{ V}$, HIZ Mode and OVPFET_DIS = 1, No battery	24	37	μA	
I_{VAC_HIZ}	Input supply current (VAC) in buck mode	$V_{VAC} = 12\text{ V}$, HIZ Mode and OVPFET_DIS = 1, No battery	41	61	μA	
$I_{VACVBUS_HIZ}$	Input supply current (VAC and VBUS short) in buck mode	$V_{VAC} = 5\text{ V}$, HIZ Mode and OVPFET_DIS = 1, No battery	37	50	μA	
$I_{VACVBUS_HIZ}$	Input supply current (VAC and VBUS short) in buck mode	$V_{VAC} = 12\text{ V}$, HIZ Mode and OVPFET_DIS = 1, No battery	68	90	μA	
I_{VBUS}	Input supply current (VBUS) in buck mode	$V_{VBUS} = 12\text{ V}$, $V_{VBUS} > V_{VBAT}$, converter not switching	1.5	3	mA	
I_{VBUS}	Input supply current (VBUS) in buck mode	$V_{VBUS} > V_{UVLO}$, $V_{VBUS} > V_{VBAT}$, converter switching, $V_{BAT} = 3.8\text{ V}$, $I_{SYS} = 0\text{ A}$	3		mA	
VBUS, VAC AND BAT PIN POWER-UP						
V_{BUS_OP}	VBUS operating range	V_{VBUS} rising	3.9	13.5	V	
V_{VAC_UVLOZ}	VAC for active I ² C, no battery Sense VAC pin voltage	V_{VAC} rising	3.3	3.7	V	
$V_{VAC_UVLOZ_HYS}$	I ² C active hysteresis	V_{AC} falling from above V_{VAC_UVLOZ}	300		mV	
$V_{VAC_PRESENT}$	VAC to turn on REGN	V_{VAC} rising	3.65	3.9	V	
$V_{VAC_PRESENT_HYS}$	VAC to turn on REGN hysteresis	V_{VAC} falling	500		mV	
V_{SLEEP}	Sleep mode falling threshold	$(V_{VAC} - V_{VBAT})$, $V_{BUSMIN_FALL} \leq V_{BAT} \leq V_{REG}$, VAC falling	15	60	131	mV
V_{SLEEPZ}	Sleep mode rising threshold	$(V_{VAC} - V_{VBAT})$, $V_{BUSMIN_FALL} \leq V_{BAT} \leq V_{REG}$, VAC rising	115	220	340	mV
$V_{VAC_OV_RISE}$	VAC 6.5-V Overvoltage rising threshold	VAC rising; OVP (REG06[7:6]) = '01'	6.1	6.42	6.75	V
$V_{VAC_OV_RISE}$	VAC 10.5-V Overvoltage rising threshold	VAC rising, OVP (REG06[7:6]) = '10'	10.35	11	11.5	V
$V_{VAC_OV_RISE}$	VAC 14-V Overvoltage rising threshold	VAC rising, OVP (REG06[7:6]) = '11'	13.5	14.2	15	V

Electrical Characteristics (continued)

$V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{VAC_OV_HYS}$	VAC 6.5-V Overvoltage hysteresis		130		mV	
$V_{VAC_OV_HYS}$	VAC 10.5-V Overvoltage hysteresis		250		mV	
$V_{VAC_OV_HYS}$	VAC 14-V Overvoltage hysteresis		300		mV	
V_{BAT_UVLOZ}	BAT for active I ² C, no adapter	V_{BAT} rising	2.5		V	
$V_{BAT_DPL_FALL}$	Battery Depletion Threshold	V_{BAT} falling	2.18	2.62	V	
$V_{BAT_DPL_RISE}$	Battery Depletion Threshold	V_{BAT} rising	2.34	2.86	V	
$V_{BAT_DPL_HYST}$	Battery Depletion rising hysteresis	V_{BAT} rising		180	mV	
V_{BUSMIN_FALL}	Bad adapter detection falling threshold	V_{BUS} falling	3.68	3.8	3.9	V
V_{BUSMIN_HYST}	Bad adapter detection hysteresis			180	mV	
I_{BADSRC}	Bad adapter detection current source	Sink current from VBUS to GND		30	mA	
POWER-PATH						
V_{SYS_MIN}	System regulation voltage	$V_{VBAT} < SYS_MIN[2:0] = 101$, BATFET Disabled (REG07[5] = 1)	3.5	3.68		V
V_{SYS}	System Regulation Voltage	$I_{SYS} = 0\text{ A}$, $V_{VBAT} > V_{SYSMIN}$, $V_{VBAT} = 4.400\text{ V}$, BATFET disabled (REG07[5] = 1)		$V_{VBAT} + 50\text{ mV}$		V
V_{SYS_MAX}	Maximum DC system voltage output	$I_{SYS} = 0\text{ A}$, Q4 off, $V_{VBAT} \leq 4.400\text{ V}$, $V_{VBAT} > V_{SYSMIN} = 3.5\text{ V}$	4.4	4.45	4.48	V
$R_{ON(RBFET)}$	Top reverse blocking MOSFET on-resistance between VBUS and PMID - Q1	$-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$		35		m Ω
$R_{ON(HSFET)}$	Top switching MOSFET on-resistance between PMID and SW - Q2	$V_{REGN} = 5\text{ V}$, $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$		55		m Ω
$R_{ON(LSFET)}$	Bottom switching MOSFET on-resistance between SW and GND - Q3	$V_{REGN} = 5\text{ V}$, $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$		60		m Ω
V_{FWD}	BATFET forward voltage in supplement mode			30		mV
$R_{ON(BAT-SYS)}$	SYS-BAT MOSFET on-resistance	Measured from BAT to SYS, $V_{VBAT} = 4.2\text{ V}$, $T_J = -40 - 125^{\circ}\text{C}$		19.5		m Ω
BATTERY CHARGER						
V_{BATREG_RANGE}	Charge voltage program range		3.856		4.624	V
V_{BATREG_STEP}	Charge voltage step			32		mV
V_{BATREG}	Charge voltage setting	$V_{REG}(\text{REG04}[7:3]) = 4.208\text{ V}$ (01011), V, $-40 \leq T_J \leq 85^{\circ}\text{C}$	4.187	4.208	4.229	V
		$V_{REG}(\text{REG04}[7:3]) = 4.352\text{ V}$ (01111), V, $-40 \leq T_J \leq 85^{\circ}\text{C}$	4.330	4.352	4.374	V
V_{BATREG_ACC}	Charge voltage setting accuracy	$V_{BAT} = 4.208\text{ V}$ or $V_{BAT} = 4.352\text{ V}$, $-40 \leq T_J \leq 85^{\circ}\text{C}$	-0.5%		0.5%	
$I_{CHG_REG_RANGE}$	Charge current regulation range		0		3000	mA
$I_{CHG_REG_STEP}$	Charge current regulation step			60		mA
I_{CHG_REG}	Charge current regulation setting	$I_{CHG} = 240\text{ mA}$, $V_{VBAT} = 3.1\text{ V}$ or $V_{VBAT} = 3.8\text{ V}$	0.214	0.24	0.26	A
$I_{CHG_REG_ACC}$	Charge current regulation accuracy	$I_{CHG} = 240\text{ mA}$, $V_{VBAT} = 3.1\text{ V}$ or $V_{VBAT} = 3.8\text{ V}$	-11%		9%	

Electrical Characteristics (continued)

$V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CHG_REG}	Charge current regulation setting	$I_{CHG} = 720\text{ mA}$, $V_{VBAT} = 3.1\text{ V}$ or $V_{VBAT} = 3.8\text{ V}$	0.68	0.720	0.76	A
I_{CHG_REG}	Charge current regulation accuracy	$I_{CHG_REG} = 720\text{ mA}$, $V_{VBAT} = 3.1\text{ V}$ or $V_{VBAT} = 3.8\text{ V}$	-6%		6%	
I_{CHG_REG}	Charge current regulation setting	$I_{CHG} = 1.38\text{ A}$, $V_{VBAT} = 3.1\text{ V}$ or $V_{VBAT} = 3.8\text{ V}$	1.30	1.380	1.45	A
$I_{CHG_REG_ACC}$	Charge current regulation accuracy	$I_{CHG} = 720\text{ mA}$ or $I_{CHG} = 1.38\text{ A}$, $V_{VBAT} = 3.1\text{ V}$ or $V_{VBAT} = 3.8\text{ V}$	-6%		6%	
$V_{BATLOWV_FALL}$	Battery LOWV falling threshold	$I_{CHG} = 240\text{ mA}$	2.7	2.8	2.9	V
$V_{BATLOWV_RISE}$	Battery LOWV rising threshold	Pre-charge to fast charge	3	3.12	3.24	V
I_{PRECHG}	Precharge current regulation	$IPRECHG[3:0] = '0010' = 180\text{ mA}$	150	170	190	mA
I_{PRECHG_ACC}	Precharge current regulation accuracy	$IPRECHG[3:0] = '0010' = 180\text{ mA}$	-15		5	%
I_{TERM}	Termination current regulation	$I_{CHG} > 780\text{ mA}$, $ITERM[3:0] = '0010' = 180\text{ mA}$, $V_{VBAT} = 4.208\text{ V}$	145	180	215	mA
I_{TERM_ACC}	Termination current regulation accuracy	$I_{CHG} > 780\text{ mA}$, $ITERM[3:0] = '0010' = 180\text{ mA}$, $V_{VBAT} = 4.208\text{ V}$	-20%		20%	
I_{TERM}	Termination current regulation	$I_{CHG} \leq 780\text{ mA}$, $ITERM[3:0] = '0000' = 60\text{ mA}$, $V_{VBAT} = 4.208\text{ V}$	44	60	75	mA
I_{TERM_ACC}	Termination current regulation accuracy	$I_{CHG} \leq 780\text{ mA}$, $ITERM[3:0] = '0000' = 60\text{ mA}$, $V_{VBAT} = 4.208\text{ V}$	-27%		25%	
V_{SHORT}	Battery short voltage	V_{VBAT} falling	1.85	2	2.15	V
V_{SHORTZ}	Battery short voltage	V_{VBAT} rising	2.15	2.25	2.35	V
I_{SHORT}	Battery short current	$V_{VBAT} < V_{SHORTZ}$	50	90	117	mA
V_{RECHG}	Recharge Threshold below V_{BAT_REG}	V_{BAT} falling, $REG04[0] = 0$	90	120	150	mV
V_{RECHG}	Recharge Threshold below V_{BAT_REG}	V_{BAT} falling, $REG04[0] = 1$	200	230	265	mV
$I_{SYSLOAD}$	System discharge load current	$V_{SYS} = 4.2\text{ V}$		30		mA
INPUT VOLTAGE AND CURRENT REGULATION						
V_{INDPM}	Input voltage regulation limit	$V_{INDPM} (REG06[3:0] = 0000) = 3.9\text{ V}$	3.78	3.95	4.1	V
V_{INDPM_ACC}	Input voltage regulation accuracy	$V_{INDPM} (REG06[3:0] = 0000) = 3.9\text{ V}$	-4.5%		4%	
V_{INDPM}	Input voltage regulation limit	$V_{INDPM} (REG06[3:0] = 0110) = 4.4\text{ V}$	4.268	4.4	4.532	V
V_{INDPM_ACC}	Input voltage regulation accuracy	$V_{INDPM} (REG06[3:0] = 0110) = 4.4\text{ V}$	-3%		3%	
V_{DPM_VBAT}	Input voltage regulation limit tracking VBAT	$V_{INDPM} = 3.9\text{ V}$, $V_{DPM_VBAT_TRACK} = 300\text{ mV}$, $V_{BAT} = 4.0\text{ V}$	4.17	4.3	4.46	V
$V_{DPM_VBAT_ACC}$	Input voltage regulation accuracy tracking VBAT	$V_{INDPM} = 3.9\text{ V}$, $V_{DPM_VBAT_TRACK} = 300\text{ mV}$, $V_{BAT} = 4.0\text{ V}$	-3%		4%	
I_{INDPM}	USB input current regulation limit	$V_{VBUS} = 5\text{ V}$, current pulled from SW, $I_{INDPM} (REG[4:0] = 00100) = 500\text{ mA}$, $-40 \leq T_J \leq 85^{\circ}\text{C}$	450		500	mA
		$V_{VBUS} = 5\text{ V}$, current pulled from SW, $I_{INDPM} (REG[4:0] = 01000) = 900\text{ mA}$, $-40 \leq T_J \leq 85^{\circ}\text{C}$	750		900	mA
		$V_{VBUS} = 5\text{ V}$, current pulled from SW, $I_{INDPM} (REG[4:0] = 01110) = 1.5\text{ A}$, $-40 \leq T_J \leq 85^{\circ}\text{C}$	1.28		1.5	A
I_{IN_START}	Input current limit during system start-up sequence			200		mA
BAT PIN OVERVOLTAGE PROTECTION						

Electrical Characteristics (continued)

$V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{BATOVP_RISE}	Battery overvoltage threshold	V_{BAT} rising, as percentage of V_{BAT_REG}	103	104	105	%
$V_{BATOVP_Fall_HYS}$	Battery overvoltage falling hysteresis	V_{BAT} falling, as percentage of V_{BAT_REG}		2		%

Electrical Characteristics (continued)

$V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)







PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL REGULATION AND THERMAL SHUTDOWN						
$T_{JUNCTION_REG}$	Junction Temperature Regulation Threshold	Temperature Increasing, TREG (REG05[1] = 1) = 110°C		110		°C
$T_{JUNCTION_REG}$	Junction Temperature Regulation Threshold	Temperature Increasing, TREG (REG05[1] = 0) = 90°C		90		°C
T_{SHUT}	Thermal Shutdown Rising Temperature	Temperature Increasing		160		°C
T_{SHUT_HYST}	Thermal Shutdown Hysteresis			30		°C
CHARGE OVERCURRENT COMPARATOR (CYCLE-BY-CYCLE)						
I_{BATFET_OCP}	System over load threshold		6.0			A
PWM						
f_{SW}	PWM switching frequency	Oscillator frequency, buck mode	1320	1500	1680	kHz
D_{MAX}	Maximum PWM duty cycle ⁽¹⁾			97%		
REGN LDO						
V_{REGN}	REGN LDO output voltage	$V_{VBUS} = 9V$, $I_{REGN} = 40mA$	5.6	6	6.65	V
V_{REGN}	REGN LDO output voltage	$V_{VBUS} = 5V$, $I_{REGN} = 20mA$	4.58	4.7	4.8	V
LOGIC I/O PIN CHARACTERISTICS (\overline{CE}, PSEL, SCL, SDA,, \overline{INT})						
V_{ILO}	Input low threshold \overline{CE}				0.4	V
V_{IH}	Input high threshold \overline{CE}		1.3			V
I_{BIAS}	High-level leakage current \overline{CE}	Pull up rail 1.8 V			1	μA
V_{ILO}	Input low threshold PSEL				0.4	V
V_{IH}	Input high threshold PSEL		1.3			V
I_{BIAS}	High-level leakage current PSEL	Pull up rail 1.8V			1	μA
LOGIC I/O PIN CHARACTERISTICS (\overline{PG}, STAT)						
V_{OL}	Low-level output voltage				0.4	V

(1) Specified by design. Not production tested.

7.6 Timing Requirements

			MIN	NOM	MAX	UNIT
VBUS/BAT POWER UP						
t _{ACOV}	VAC OVP reaction time	VAC rising above ACOV threshold to turn off Q2		200		ns
t _{BADSRC}	Bad adapter detection duration			30		ms
BATTERY CHARGER						
t _{TERM_DGL}	Deglitch time for charge termination			250		ms
t _{RECHG_DGL}	Deglitch time for recharge			250		ms
t _{SYSOVLD_DGL}	System over-current deglitch time to turn off Q4			100		µs
t _{BATOV}	Battery over-voltage deglitch time to disable charge			1		µs
t _{SAFETY}	Typical Charge Safety Timer Range		8	10	12	hr
t _{TOP_OFF}	Typical Top-Off Timer Range	TOP_OFF_TIMER[1:0] = 10 (30 min)	24	30	36	min
DIGITAL CLOCK AND WATCHDOG TIMER						
t _{WDT}	REG05[4]=1	REGN LDO disabled		40		s
f _{LPDIG}	Digital Low Power Clock	REGN LDO disabled		30		kHz
f _{DIG}	Digital Clock	REGN LDO enabled		500		kHz
f _{SCL}	SCL clock frequency				400	kHz

7.7 Typical Characteristics



Typical Characteristics (continued)





Figure 7. Charge Current vs. Junction Temperature Under Thermal Regulation

8 Detailed Description

8.1 Overview

The bq25600C device is a highly integrated 3.0-A switch-mode battery charger for single cell Li-Ion and Li-polymer battery. It includes the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4), and bootstrap diode for the high-side gate drive.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and BAT. When VBUS rises above V_{VBUS_UVLOZ} or BAT rises above V_{BAT_UVLOZ} , the sleep comparator, battery depletion comparator and BATFET driver are active. I²C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

8.3.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold ($V_{BAT_DPL_RISE}$), the BATFET turns on and connects battery to system. The REGN stays off to minimize the quiescent current. The low RDSON of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

8.3.3 Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

1. Power Up REGN LDO
2. Poor Source Qualification
3. *Input Source Type Detection* is based on PSEL to set default input current limit (IINDPM) register or input source type.
4. Input Voltage Limit Threshold Setting (VINDPM threshold)
5. Converter Power-up

8.3.3.1 Power Up REGN Regulation

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid:

- above $V_{VAC_PRESENT}$
- V_{VAC} above $V_{BAT} + V_{SLEEPZ}$ in buck mode
- After 220-ms delay is completed

If any one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than I_{VBUS_HIZ} from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

8.3.3.2 Poor Source Qualification

After REGN LDO powers up, the device confirms the current capability of the input source. The input source must meet both of the following requirements in order to start the buck converter.

- voltage below V_{VAC_OV}
- VBUS voltage above $V_{VBUSMIN}$ when pulling I_{BADSRC} (typical 30 mA)

Once the input source passes all the conditions above, the status register bit VBUS_GD is set high and the \overline{INT} pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

8.3.3.3 Input Source Type Detection

After the VBUS_GD bit is set and REGN LDO is powered, the device runs input source detection through PSEL pin. The bq25600C sets input current limit through PSEL pins.

After input source type detection is completed, an INT pulse is asserted to the host. In addition, the following registers and pin are changed:

1. Input Current Limit (IINDPM) register is changed to set current limit
2. PG_STAT bit is set
3. VBUS_STAT bit is updated to indicate USB or other input source

Feature Description (continued)

The host can over-write IINDPM register to change the input current limit if needed. The charger input current is always limited by the IINDPM register.

8.3.3.3.1 PSEL Pins Sets Input Current Limit in bq25600C

The bq25600C has PSEL pin for input current limit setting to interface with USB PHY. It directly takes the USB PHY device output to decide whether the input is USB host or charging port. When the device operates in host-control mode, the host needs to IINDET_EN bit to read the PSEL value and update the IINDPM register. When the device is in default mode, PSEL value updates IINDPM in real time.

Table 1. Input Current Limit Setting from PSEL

Input Detection	PSEL Pin	INPUT CURRENT LIMIT (ILIM)	VBUS_STAT
USB SDP	High	500 mA	001
Adapter	Low	2.4 A	011

8.3.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device supports wide range of input voltage limit (3.9 V – 5.4 V) for USB. The device's VINDPM is set at 4.5 V. The device supports dynamic VINDPM tracking settings which tracks the battery voltage. This function can be enabled via the VDPM_BAT_TRACK[1:0] register bits. When enabled, the actual input voltage limit will be the higher of the VINDPM register and VBAT + VDPM_BAT_TRACK offset.

8.3.3.5 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The device provides soft-start when system rail is ramped up. When the system rail is below 2.2 V, the input current is limited to is to the lower of 200 mA or IINDPM register setting. After the system rises above 2.2 V, the device limits input current to the value set by IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

The device switches to PFM control at light load or when battery is below minimum system voltage setting or charging is disabled. The PFM_DIS bit can be used to prevent PFM operation in either buck configuration.

8.3.4 Host Mode and Standalone Power Management

8.3.4.1 Host Mode and Default Mode in bq25600C

The bq25600C is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WATCHDOG_FAULT bit is HIGH. When the charger is in host mode, WATCHDOG_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings. During default mode, any change on PSEL pin will make real time IINDPM register changes.

in default mode, the device keeps charging the battery with default 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load.

Writing a 1 to the WD_RST bit transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD_RST bit before the watchdog timer expires (WATCHDOG_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer expires (WATCHDOG_FAULT bit = 1), the device returns to default mode and all registers are reset to default values except IINDPM, VINDPM, BATFET_RST_EN, BATFET_DLY, and BATFET_DIS bits.




Figure 8. Watchdog Timer Flow Chart

8.3.5 Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car charger. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

8.3.6 Battery Charging Management

The device charges 1-cell Li-Ion battery with up to 3.0-A charge current for high capacity tablet battery. The 19.5-mΩ BATFET improves charging efficiency and minimize the voltage drop during discharging.

8.3.6.1 Autonomous Charging Cycle

With battery charging is enabled (CHG_CONFIG bit = 1 and \overline{CE} pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in Table 2. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through I²C.

Table 2. Charging Parameter Default Setting

PARAMETER	SETTING
Charging voltage	4.208 V
Charging current	2.048 A
Pre-charge current	180 mA
Termination current	180 mA
Safety timer	10 hours

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled (CHG_CONFIG bit = 1 and I_{CHG} register is not 0 mA and \overline{CE} is low)
- No safety timer fault
- BATFET is not forced to turn off (BATFET_DIS bit = 0)

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle CE pin or CHG_CONFIG bit can initiate a new charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting EN_ICHG_MON bits = 11. in addition, the status register (CHRG_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is completed, an INT is asserted to notify the host.

8.3.6.2 Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current, constant voltage and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

Table 3. Charging Current Setting

V _{BAT}	CHARGING CURRENT	REGISTER DEFAULT SETTING	CHRG_STAT
< 2.2 V	I _{SHORT}	100 mA	01
2.2 V to 3 V	I _{PRECHG}	180 mA	01
> 3 V	I _{CHG}	2.048 A	10

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. in this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




Figure 9. Battery Charging Profile

8.3.6.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage *Supplement Mode*.

When termination occurs, the status register CHRG_STAT is set to 11, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be disabled by writing 0 to EN_TERM bit prior to charge termination.

At low termination currents (25 mA-50 mA), due to the comparator offset, the actual termination current may be 10 mA-20 mA higher than the termination target. In order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. The termination timer will follow safety timer constraints, such that if safety timer is suspended, so will the termination timer. Similarly, if safety timer is doubled, so will the termination timer. TOPOFF_ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG_STAT and TOPOFF_ACTIVE to find out the termination status.

Top off timer gets reset at one of the following conditions:

1. Charge disable to enable
2. Termination status low to high
3. REG_RST register bit is set

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect unless a recharge cycle is initiated. An INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

8.3.6.4 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below $V_{BATLOWV}$ threshold and 10 hours when the battery is higher than $V_{BATLOWV}$ threshold.

The user can program fast charge safety timer through I²C (CHG_TIMER bits). When safety timer expires, the fault register CHRG_FAULT bits are set to 11 and an INT is asserted to the host. The safety timer feature can be disabled through I²C by setting EN_TIMER bit

During input voltage, current, or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IDPM_STAT = 1) throughout the whole charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This half clock rate feature can be disabled by writing 0 to TMR2X_EN bit.


During the fault, timer is suspended. Once the fault goes away, fault resumes. If user stops the current charging cycle, and start again, timer gets reset (toggle CE pin or CHRG_CONFIG bit).

8.3.6.5 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by SYS_Min bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the VDS of BATFET.

When the battery charging is disabled and above minimum system voltage setting or charging is terminated, the system is always regulated at typically 50mV above battery voltage. The status register VSYS_STAT bit goes high when the system is in minimum system voltage regulation.


Figure 10. System Voltage vs Battery Voltage

8.3.7 Shipping Mode

8.3.7.1 BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When the host set BATFET_DIS bit, the charger can turn off BATFET immediately or delay by t_{SM_DLY} as configured by BATFET_DLY bit.

8.3.7.2 BATFET Enable (Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting BATFET_DIS, one of the following events can enable BATFET to restore system power:

1. Plug in adapter
2. Clear BATFET_DIS bit
3. Set REG_RST bit to reset all registers including BATFET_DIS bit to default (0)

8.3.8 Status Outputs (\overline{PG} , STAT)

8.3.8.1 Power Good indicator (\overline{PG} Pin and PG_STAT Bit)

The PG_STAT bit goes HIGH and \overline{PG} pin goes LOW to indicate a good input source when:

- VBUS above V_{VBUS_UVLO}
- VBUS above battery (not in sleep)
- VBUS below V_{VAC_OV} threshold
- VBUS above $V_{VBUSMin}$ (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- Completed *input Source Type Detection*

8.3.8.2 Charging Status indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED. The STAT pin function can be disabled by setting the EN_ICHG_MON bits = 11.

Table 4. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
Sleep mode, charge disable	HIGH

Table 4. STAT Pin State (continued)

CHARGING STATE	STAT INDICATOR
Charge suspend (input overvoltage, TS fault, timer fault or system overvoltage)	Blinking at 1 Hz

8.3.8.3 Interrupt to Host (\overline{INT})

In some applications, the host does not always monitor the charger operation. The INT pulse notifies the system on the device operation. The following events will generate 256- μ s INT pulse.

- USB/adaptor source identified (through PSEL or DPDMdetection)
- Good input source detected
 - VBUS above battery (not in sleep)
 - VBUS below V_{VAC_OV} threshold
 - VBUS above $V_{VBUSMin}$ (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- input removed
- Charge Complete
- Any FAULT event in REG09
- VINDPM / IINDPM event detected (maskable)

When a fault occurs, the charger device sends out INT and keeps the fault state in REG09 until the host reads the fault register. Before the host reads REG09 and all the faults are cleared, the charger device would not send any INT upon new faults. To read the current fault status, the host has to read REG09 two times consecutively. The first read reports the pre-existing fault register status and the second read reports the current fault register status.

8.3.9 Protections

8.3.9.1 Voltage and Current Monitoring in Converter Operation

The device closely monitors the input and system voltage, as well as internal FET currents for safe buck mode operation.

8.3.9.1.1 Voltage and Current Monitoring in Buck Mode

8.3.9.1.1.1 Input Overvoltage (ACOV)

This device integrates the functionality of an overvoltage protector. The input voltage is sensed via the VAC pin. The OVP threshold defaults to 6.2V, but can be programmed at 5.5V, 6.2V, 10.5V, or 14.3V via OVP register bits. The ACOV circuit has a reaction time of $t_{AC_OV_FLT}$.

During input overvoltage event (ACOV), the fault register CHRG_FAULT bits are set to 01. An INT pulse is asserted to the host. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold.

8.3.9.2 Thermal Regulation and Thermal Shutdown

8.3.9.2.1 Thermal Protection in Buck Mode

The bq25600C device monitors the internal junction temperature T_J to avoid overheat the chip and limits the device surface temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when device surface temperature exceeds T_{SHUT} (160°C). The fault register CHRG_FAULT is set to 1 and an INT is asserted to the host. The BATFET and converter is enabled to recover when IC temperature is T_{SHUT_HYS} (30°C) below T_{SHUT} (160°C).

8.3.9.3 Battery Protection

8.3.9.3.1 Battery overvoltage Protection (BATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charging. The fault register BAT_FAULT bit goes high and an INT is asserted to the host.

8.3.10 Serial interface

The device uses I²C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²CTM is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6AH, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG0B. Register read beyond REG0B (0x0B) returns 0xFF. The I²C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

8.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 11. Bit Transfer on the I²C Bus

8.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 12. TS START and STOP conditions

8.3.10.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the mAsTter into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




Figure 13. Data Transfer on the I²C Bus

8.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge ninth clock pulse, are generated by the mAsTter. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The mAsTter can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

8.3.10.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 14. Complete Data Transfer

8.3.10.6 Single Read and Write

If the register address is not defined, the charger IC send back NACK and go back to the idle state.







Figure 15. Single Write


Figure 16. Single Read

8.3.10.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG0B.


Figure 17. Multi-Write

Figure 18. Multi-Read

REG09 is a fault register. It keeps all the fault information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read REG09 for the second time. The only exception is NTC_FAULT which always reports the actual condition on the TS pin. In addition, REG09 does not support multi-read and multi-write.

8.4 Register Maps

I²C Slave Address: 6AH

8.4.1 REG00

Table 5. REG00 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	EN_HIZ	0	R/W	by REG_RST by Watchdog	0 – Disable, 1 – Enable	Enable HIZ Mode 0 – Disable (default) 1 – Enable
6	Reserved					
5	Reserved					
4	IINDPM[4]	1	R/W	by REG_RST	1600 mA	Input Current Limit Offset: 100 mA Range: 100 mA (000000) – 3.2 A (11111) Default:, maximum input current limit, not typical. IINDPM bits are changed automatically after input source detection is completed bq25600C PSEL = Hi = 500 mA PSEL = Lo = Host can over-write IINDPM register bits after input source detection is completed.
3	IINDPM[3]	0	R/W	by REG_RST	800 mA	
2	IINDPM[2]	1	R/W	by REG_RST	400 mA	
1	IINDPM[1]	1	R/W	by REG_RST	200 mA	
0	IINDPM[0]	1	R/W	by REG_RST	100 mA	

LEGEND: R/W = Read/Write; R = Read only

8.4.2 REG01
Table 6. REG01 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	PFM_DIS	0	R/W	by REG_RST	0 – Enable PFM 1 – Disable PFM	Default: 0 - Enable
6	WD_RST	0	R/W	by REG_RST by Watchdog	I ² C Watchdog Timer Reset 0 – Normal ; 1 – Reset	Default: Normal (0) Back to 0 after watchdog timer reset
5	Reserved					
4	CHG_CONFIG	1	R/W	by REG_RST by Watchdog	0 - Charge Disable 1- Charge Enable	Default: Charge Battery (1) Note: 1. Charge is enabled when both CE pin is pulled low AND CHG_CONFIG bit is 1.
3	SYS_Min[2]	1	R/W	by REG_RST	System Minimum Voltage	000: 2.6 V
2	SYS_Min[1]	0	R/W	by REG_RST		001: 2.8 V
1	SYS_Min[0]	1	R/W	by REG_RST		010: 3 V
						011: 3.2 V
0	Reserved					100: 3.4 V 101: 3.5 V 110: 3.6 V 111: 3.7 V Default: 3.5 V (101)

LEGEND: R/W = Read/Write; R = Read only

8.4.3 REG02
Table 7. REG02 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	Reserved					
6	Q1_FULLON	0	R/W	by REG_RST	0 – Use higher Q1 RDSON when programmed IINDPM < 700mA (better accuracy) 1 – Use lower Q1 RDSON always (better efficiency)	
5	ICHG[5]		R/W	by REG_RST by Watchdog		Fast Charge Current Default: 2040mA (100010) Range: 0 mA (0000000) – 3000 mA (110010) Note: I _{CHG} = 0 mA disables charge. I _{CHG} > 3000 mA (110010 clamped to register value 3000 mA (110010))
4	ICHG[4]	0	R/W	by REG_RST by Watchdog		
3	ICHG[3]		R/W	by REG_RST by Watchdog		
2	ICHG[2]		R/W	by REG_RST by Watchdog		
1	ICHG[1]	1	R/W	by REG_RST by Watchdog		
0	ICHG[0]		R/W	by REG_RST by Watchdog		

LEGEND: R/W = Read/Write; R = Read only

8.4.4 REG03
Table 8. REG03 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	IPRECHG[3]	0	R/W	by REG_RST by Watchdog		Precharge Current Default: 180 mA (0010) Offset: 60 mA Note: IPRECHG > clamped to (1100)
6	IPRECHG[2]	0	R/W	by REG_RST by Watchdog		
5	IPRECHG[1]		R/W	by REG_RST by Watchdog		
4	IPRECHG[0]		R/W	by REG_RST by Watchdog		
3	ITERM[3]	0	R/W	by REG_RST by Watchdog		Termination Current Default: 180 mA (0010) Offset: 60 mA Note: ITERM > 780 mA clamped to (1100)
2	ITERM[2]	0	R/W	by REG_RST by Watchdog		
1	ITERM[1]		R/W	by REG_RST by Watchdog		
0	ITERM[0]		R/W	by REG_RST by Watchdog		

LEGEND: R/W = Read/Write; R = Read only

8.4.5 REG04
Table 9. REG04 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	VREG[4]	0	R/W	by REG_RST by Watchdog	512 mV	Charge Voltage Offset: 3.856 V Range: 3.856 V to 4.624 V (11000) Default: 4.208 V (01011) Special Value: (01111): 4.352 V Note: Value above 11000 (4.624 V) is clamped to register value 11000 (4.624 V)
6	VREG[3]	1	R/W	by REG_RST by Watchdog	256 mV	
5	VREG[2]	0	R/W	by REG_RST by Watchdog	128 mV	
4	VREG[1]	1	R/W	by REG_RST by Watchdog	64 mV	
3	VREG[0]	1	R/W	by REG_RST by Watchdog	32 mV	
2	Reserved					
1	Reserved					
0	VRECHG	0	R/W	by REG_RST by Watchdog	0 – 100 mV 1 – 200 mV	Recharge threshold Default: 100mV (0)

LEGEND: R/W = Read/Write; R = Read only

8.4.6 REG05
Table 10. REG05 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	EN_TERM	1	R/W	by REG_RST by Watchdog	0 – Disable 1 – Enable	Default: Enable termination (1)
6	OVPFET_DIS	0	R/W	by REG_RST by Watchdog	0 – Enable OVPFET 1 – Disable OVPFET	Default: Enable OVPFET (0) Note: This bit only takes effect when EN_HIZ bit is active
5	WATCHDOG[1]	0	R/W	by REG_RST by Watchdog	00 – Disable timer, 01 – 40 s, 10 – 80 s, 11 – 160 s	Default: 40 s (01)
4	WATCHDOG[0]	1	R/W	by REG_RST by Watchdog		
3	EN_TIMER	1	R/W	by REG_RST by Watchdog	0 – Disable 1 – Enable both fast charge and precharge timer	Default: Enable (1)
2	CHG_TIMER	1	R/W	by REG_RST by Watchdog	0 – 5 hrs 1 – 10 hrs	Default: 10 hours (1)
1	TREG	1	R/W	by REG_RST by Watchdog	Thermal Regulation Threshold: 0 - 90°C 1 - 110°C	Default: 110°C (1)
0	Reserved					

LEGEND: R/W = Read/Write; R = Read only

8.4.7 REG06
Table 11. REG06 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	OVP[1]	0	R/W	by REG_RST	Default: 6.5V (01)	VAC OVP threshold: 00 - 5.5 V 01 – 6.5 V (5-V input) 10 – 10.5 V (9-V input) 11 – 14 V (12-V input)
6	OVP[0]	1	R/W	by REG_RST		
5	Reserved					
4	Reserved					
3	VINDPM[3]	0	R/W	by REG_RST	800 mV	Absolute VINDPM Threshold Offset: 3.9 V Range: 3.9 V (0000) – 5.4 V (1111) Default: 4.5V (0110)
2	VINDPM[2]	1	R/W	by REG_RST	400 mV	
1	VINDPM[1]	1	R/W	by REG_RST	200 mV	
0	VINDPM[0]	0	R/W	by REG_RST	100 mV	

LEGEND: R/W = Read/Write; R = Read only

8.4.8 REG07
Table 12. REG07 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	Reserved					
6	TMR2X_EN	1	R/W	by REG_RST by Watchdog	0 – Disable 1 – Safety timer slowed by 2X during input DPM (both V and I) or thermal regulation	
5	BATFET_DIS	0	R/W	by REG_RST	0 – Allow Q4 turn on, 1 – Turn off Q4 with $t_{\text{BATFET_DLY}}$ delay time (REG07[3])	Default: Allow Q4 turn on(0)
4	Reserved					
3	BATFET_DLY	1	R/W	by REG_RST	0 – Turn off BATFET immediately when BATFET_DIS bit is set 1 – Turn off BATFET after $t_{\text{BATFET_DLY}}$ (typ. 10 s) when BATFET_DIS bit is set	Default: 1 Turn off BATFET after $t_{\text{BATFET_DLY}}$ (typ. 10 s) when BATFET_DIS bit is set
2	BATFET_RST_EN	1	R/W	by REG_RST by Watchdog	0 – Disable BATFET reset function 1 – Enable BATFET reset function	Default: 1 Enable BATFET reset function
1	VDPM_BAT_TRACK[1]	0	R/W	by REG_RST	00 - Disable function (VINDPM set by register) 01 - VBAT + 200mV 10 - VBAT + 250mV 11 - VBAT + 300mV	Sets VINDPM to track BAT voltage. Actual VINDPM is higher of register value and VBAT + VDPM_BAT_TRACK
0	VDPM_BAT_TRACK[0]	0	R/W	by REG_RST		

LEGEND: R/W = Read/Write; R = Read only

8.4.9 REG08
Table 13. REG08 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	VBUS_STAT[2]	x	R	NA	VBUS Status register bq25600C 000: No input
6	VBUS_STAT[1]	x	R	NA	
5	VBUS_STAT[0]	x	R	NA	001: USB Host SDP (500 mA) → PSEL HIGH 010: Adapter → PSEL LOW 111: Reserved Software current limit is reported in IINDPm register
4	CHRG_STAT[1]	x	R	NA	Charging status: 00 – Not Charging 01 – Pre-charge ($< V_{BATLOWV}$) 10 – Fast Charging 11 – Charge Termination
3	CHRG_STAT[0]	x	R	NA	
2	PG_STAT	x	R	NA	Power Good status: 0 – Power Not Good 1 – Power Good
1	THERM_STAT	x	R	NA	0 – Not in ther mA1 regulation 1 – in ther mA1 regulation
0	VSYS_STAT	x	R	NA	0 – Not in VSYSMin regulation (BAT > VSYSMin) 1 – in VSYSMin regulation (BAT < VSYSMin)

LEGEND: R/W = Read/Write

8.4.10 REG09
Table 14. REG09 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	WATCHDOG_FAULT	x	R	NA	0 – Normal, 1- Watchdog timer expiration
6	Reserved				
5	CHRG_FAULT[1]	x	R	NA	00 – Normal, 01 – input fault (VAC OVP or VBAT < VBUS < 3.8 V), 10 - Thermal shutdown, 11 – Charge Safety Timer Expiration
4	CHRG_FAULT[0]	x	R	NA	
3	BAT_FAULT	x	R	NA	0 – Normal, 1 – BATOVP
2	Reserved				
1	Reserved				
0	Reserved				

LEGEND: R/W = Read/Write; R = Read only

8.4.11 REG0A
Table 15. REG0A Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	VBUS_GD	x	R	NA	0 – Not VBUS attached, 1 – VBUS Attached
6	VINDPM_STAT	x	R	NA	0 – Not in VINDPM, 1 – in VINDPM
5	IINDPM_STAT	x	R	NA	0 – Not in IINDPM, 1 – in IINDPM
4	Reserved	x	R	NA	
3	Reserved				
2	ACOV_STAT	x	R	NA	0 – Device is NOT in ACOV 1 – Device is in ACOV
1	VINDPM_INT_MASK	0	R/W	by REG_RST	0 - Allow VINDPM INT pulse 1 - Mask VINDPM INT pulse
0	IINDPM_INT_MASK	0	R/W	by REG_RST	0 - Allow IINDPM INT pulse 1 - Mask IINDPM INT pulse

LEGEND: R/W = Read/Write; R = Read only

8.4.12 REG0B

Table 16. REG0B Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	REG_RST	0	R/W	NA	Register reset 0 – Keep current register setting 1 – Reset to default register value and reset safety timer Note: Bit resets to 0 after register reset is completed
6	PN[3]	x	R	NA	bq25600C: 0110
5	PN[2]	x	R	NA	
4	PN[1]	x	R	NA	
3	PN[0]	x	R	NA	
2	Reserved				
1	DEV_REV[1]	x	R	NA	
0	DEV_REV[0]	x	R	NA	

LEGEND: R/W = Read/Write; R = Read only

9 Application and Implementation


NOTE

information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application information

A typical application consists of the device configured as an I²C controlled parallel charger with a main charger bq25600 to fast charge single cell Li-Ion and Li-polymer batteries used in a wide range of smart phones and other portable devices. bq25600 and bq25660C have different I²C address so that two devices can share the same I²C bus.

9.2 Typical Application Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 19. Parallel Charger Application

Typical Application Diagram (continued)

9.2.1 Design Requirements

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE} \quad (1)$$

The inductor ripple current depends on the input voltage (V_{VBUS}), the duty cycle ($D = V_{BAT}/V_{VBUS}$), the switching frequency (f_s) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_s \times L} \quad (2)$$

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

9.2.2.2 input Capacitor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{CIN} occurs where the duty cycle is closest to 50% and can be estimated using [Equation 3](#).

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)} \quad (3)$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15 V input voltage. Capacitance of 22- μ F is suggested for typical of 3A charging current.

9.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. [Equation 4](#) shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \quad (4)$$

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_O = \frac{V_{OUT}}{8LCf_s^2} \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (5)$$

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensation optimized for >20 μ F ceramic output capacitance. The preferred ceramic capacitor is 10V rating, X7R or X5R.

9.3 Application Curves




Figure 20. Power-Up with Charge Disabled




Figure 21. Power-Up with Charge Enabled




Figure 22. PFM Switching in Buck Mode




Figure 23. PFM Switching in Buck Mode




Figure 24. PFM Switching in Buck Mode






Figure 25. PWM Switching in Buck Mode

Application Curves (continued)




$V_{VBUS} = 12\text{ V}$
 $V_{VBAT} = 3.8\text{ V}$
 $I_{CHG} = 2\text{ A}$

Figure 26. PWM Switching in Buck mode



$V_{VBUS} = 5\text{ V}$
 $V_{VBAT} = 3.2\text{ V}$
 $I_{CHG} = 2\text{ A}$

Figure 27. Charge Enable



$V_{VBUS} = 5\text{ V}$
 $I_{CHG} = 2\text{ A}$

$V_{VBAT} = 3.2\text{ V}$

Figure 28. Charge Disable

10 Power Supply Recommendations

In order to provide an output voltage on the SYS pins, the bq25600C device requires a power supply between 3.9 V and 14.2 V input with at least 100-mA current rating connected to VBUS and a single-cell Li-Ion battery with voltage $> V_{BATUVLO}$ connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see [Figure 29](#)) is important to prevent electrical and magnetic field radiation and high frequency resonant problems.

IMPORTANT

It is essential to follow this specific layout PCB order.

- Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
- Put output capacitor near to the inductor and the device.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- It is OK to connect all grounds together to reduce PCB size and improve thermal dissipation.
- Try to avoid ground planes in parallel with high frequency traces in other layers.
See the EVM design for the recommended component placement with trace and via locations.

11.2 Layout Example




Figure 29. High Frequency Current Path

12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25600CYFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C	Samples
BQ25600CYFFT	ACTIVE	DSBGA	YFF	30	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


YFF0030



PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4219433/A 03/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFF0030

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS
NOT TO SCALE

4219433/A 03/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFF0030

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4219433/A 03/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated