







CC2340R5 SWRS272C - APRIL 2023 - REVISED JUNE 2023

CC2340R5 SimpleLink™ Bluetooth® 5.3 Low Energy Wireless MCU

1 Features

Wireless microcontroller

- Optimized 48-MHz Arm® Cortex®-M0+ processor
- 512 KB of in-system programmable flash
- 12 KB of ROM for bootloader and drivers
- 36 KB of ultra-low leakage SRAM. Full RAM retention in standby mode
- 2.4 GHz RF transceiver compatible with Bluetooth® 5.3 Low Energy
- Integrated balun
- Supports over-the-air upgrade (OTA)
- Serial Wire Debug (SWD)

Low power consumption

- MCU consumption:
 - 2.6 mA active mode, CoreMark[®]
 - 53 μA/MHz running CoreMark®
 - < 710 nA standby mode, RTC, 36 KB RAM
 - 150 nA shutdown mode, wake-up on pin
- Radio Consumption:
 - 5.3 mA RX
 - 5.1 mA TX at 0 dBm
 - < 11.0 mA TX at +8 dBm</p>

Wireless protocol support

- Bluetooth® 5.3 Low Energy
- Zigbee® ¹
- SimpleLink™ TI 15.4-stack ¹
- Proprietary systems

High-performance radio

- -102 dBm for Bluetooth® Low Energy 125 kbps
- -96.5 dBm for Bluetooth® Low Energy 1 Mbps
- Output power up to +8 dBm with temperature compensation

Regulatory compliance

- Suitable for systems targeting compliance with these standards:
 - EN 300 328 (Europe)
 - FCC CFR47 Part 15
 - ARIB STD-T66 (Japan)

MCU peripherals

- Up to 26 I/O Pads
 - 2 IO pads SWD, muxed with GPIOs
 - 2 IO pads LFXT, muxed with GPIOs
 - Up to 22 DIOs (analog or digital IOs)

- 3× 16-bit and 1× 24-bit general-purpose timers, quadrature decode mode support
- 12-bit ADC, 1.2 Msps with external reference, 267 ksps with internal reference, up to 12 external ADC inputs
- 1× low power comparator
- 1× UART
- 1× SPI
- 1× I²C
- Real-time clock (RTC)
- Integrated temperature and battery monitor
- Watchdog timer

Security enablers

- AES 128-bit cryptographic accelerator
- Random number generator from on-chip analog noise

Development tools and software

- LP-EM-CC2340R5 LaunchPad Development Kit
- SimpleLink™ CC23xx Software Development Kit (SDK)
- SmartRF™ Studio for simple radio configuration
- SysConfig system configuration tool

Operating range

- On-chip buck DC/DC converter
- 1.71-V to 3.8-V single supply voltage
- T_i : -40 to +125°C

RoHS-compliant package

- 5-mm × 5-mm RKP QFN40 (26 GPIOs)
- 4-mm × 4-mm RGE QFN24 (12 GPIOs)

Available in a future SDK



2 Applications

- Medical
 - Home healthcare blood glucose monitors, blood pressure monitor, CPAP machine, electronic thermometer
 - Patient monitoring & diagnostics medical sensor patches
 - Personal care & Fitness electric toothbrush, wearable fitness & activity monitor
- Building automation
 - Building security systems motion detector, electronic smart lock, door and window sensor, garage door system, gateway
 - HVAC thermostat, wireless environmental sensor
 - Fire safety system smoke and heat detector
 - Video surveillance IP network camera

- Lighting
 - LED luminaire
 - Lighting Control daylight sensor, lighting sensor, wireless control
- Factory automation and control
- Retail automation & payment Electronic point of sale
 - Electronic shelf label
- Communication equipment
 - Wired networking
 - wireless LAN or Wi-Fi access points, edge router
- Personal electronics
 - Connected peripherals consumer wireless module, pointing devices, keyboards and keypads
 - Gaming electronic and robotic toys
 - Wearables (non-medical) smart trackers, smart clothing

3 Description

The SimpleLink™ CC2340R5 device is a 2.4 GHz wireless microcontroller (MCU) targeting *Bluetooth*® 5.3 Low Energy and Proprietary 2.4 GHz applications. The device is optimized for low-power wireless communication with on-chip dual image Over the Air Download (OAD) support ² in *Building automation* (wireless sensors, lighting control, beacons), asset tracking, medical, retail EPOS (electronic point of sale), ESL (electronic shelf label), and Personal electronics (toys, HID, stylus pens) markets. highlighted features of this device include:

- Support for *Bluetooth* [®] 5 features: High Speed Mode (2 Mbps PHY), Long Range (LE Coded 125 kbps and 500 kbps PHYs), Privacy 1.2.1 and Channel Selection Algorithm #2, as well as backwards compatibility and support for key features from the *Bluetooth* [®] 4.2 and earlier Low Energy specifications.
- Fully-qualified *Bluetooth* [®] 5.3 software protocol stack included with the SimpleLink™ CC23xx Software Development Kit (SDK).
- Zigbee® protocol stack support in the SimpleLink™ CC23xx Software Development Kit (SDK)²
- Ultra-low standby current less than 0.71 µA with RTC operational and full RAM retention that enables significant battery life extension especially for applications with longer sleep intervals.
- Integrated balun for reduced Bill-of-Material (BOM) board layout
- Excellent radio sensitivity and robustness (selectivity and blocking) performance for *Bluetooth* [®] Low Energy (-102 dBm for 125 kbps LE Coded PHY, with integrated balun).

The CC2340R5 device is part of the SimpleLink™ MCU platform, which consists of Wi-Fi[®], *Bluetooth* Low Energy, Thread, Zigbee, Sub-1 GHz MCUs, and host MCUs that all share a common, easy-to-use development environment with a single core software development kit (SDK) and rich tool set. A one-time integration of the SimpleLink™ platform enables you to add any combination of the portfolio's devices into your design, allowing 100 percent code reuse when your design requirements change. For more information, visit SimpleLink™ MCU platform.

² Available in a future SDK

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
CC2340R52E0RGER	QFN24	4.00 mm × 4.00 mm
CC2340R52E0RKPR	QFN40	5.00 mm × 5.00 mm

⁽¹⁾ For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 12, or see the TI website.

4 Functional Block Diagram




Figure 4-1. CC2340R5 Block Diagram



Table of Contents

1 Features	1	8.15 Bluetooth Low Energy - Transmit (TX)	29
2 Applications	2	8.16 Proprietary Radio Modes	30
3 Description	2	8.17 2.4 GHz RX/TX CW	31
4 Functional Block Diagram	3	8.18 Timing and Switching Characteristics	31
5 Revision History	4	8.19 Peripheral Characteristics	
6 Device Comparison		9 Detailed Description	42
7 Pin Configuration and Functions	6	9.1 Overview	42
7.1 Pin Diagram – RKP Package (Top View)		9.2 System CPU	42
7.2 Signal Descriptions – RKP Package	7	9.3 Radio (RF Core)	43
7.3 Connections for Unused Pins and Modules –		9.4 Memory	43
RKP Package	8	9.5 Cryptography	44
7.4 Pin Diagram – RGE Package (Top View)	8	9.6 Timers	
7.5 Signal Descriptions – RGE Package		9.7 Serial Peripherals and I/O	45
7.6 Connections for Unused Pins and Modules –		9.8 Battery and Temperature Monitor	
RGE Package	10	9.9 µDMA	
7.7 RKP and RGE Peripheral Pin Mapping	11	9.10 Debug	46
7.8 RKP and RGE Peripheral Signal Descriptions	16	9.11 Power Management	47
8 Specifications	21	9.12 Clock Systems	48
8.1 Absolute Maximum Ratings		9.13 Network Processor	48
8.2 ESD Ratings	21	10 Application, Implementation, and Layout	49
8.3 Recommended Operating Conditions	21	10.1 Reference Designs	49
8.4 DCDC		10.2 Junction Temperature Calculation	<mark>5</mark> 0
8.5 Global LDO (GLDO)	21	11 Device and Documentation Support	<mark>5</mark> 1
8.6 Power Supply and Modules	22	11.1 Device Nomenclature	<mark>5</mark> 1
8.7 Battery Monitor	22	11.2 Tools and Software	<mark>5</mark> 1
8.8 Temperature Sensor	22	11.3 Documentation Support	<mark>5</mark> 4
8.9 Power Consumption - Power Modes	23	11.4 Support Resources	
8.10 Power Consumption - Radio Modes	24	11.5 Trademarks	54
8.11 Nonvolatile (Flash) Memory Characteristics	24	11.6 Electrostatic Discharge Caution	55
8.12 Thermal Resistance Characteristics	24	11.7 Glossary	
8.13 RF Frequency Bands	25	12 Mechanical, Packaging, and Orderable	
8.14 Bluetooth Low Energy - Receive (RX)	26	Information	56

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from April 31, 2023 to June 30, 2023 (from Revision B (April 2023) to Revision C (June 2023))

(Ju	une 2023))	Page
•	Removed preview status for 4-mm × 4-mm RGE QFN24 package	
	Corrected links for applications	
	Corrected pin pitch in pin diagram title	
	Corrected pin pitch in pin diagram title	
	Corrected signal name column for DIO19	
	Changed CDM ESD value to +/- 500 V in ESD Ratings	
	Clarified that HFOSC tracks HFXT in Table 9-2 and is off in Standby	
	Corrected temperature calculation example	



6 Device Comparison

				RAD	DIO SU	IPPOI	RT								PAC	KAGE	SIZE	
Device	Sub-1 GHz Prop.	2.4GHz Prop.	Wireless M-Bus	Wi-SUN®	Sidewalk	Bluetooth® LE	ZigBee	Thread	Multiprotocol	+20 dBm PA	FLASH (KB)	RAM + Cache (KB)	GPIO	4 X 4 mm VQFN (24)	4 X 4 mm VQFN (32)	5 X 5 mm VQFN (32)	5 X 5 mm VQFN (40)	7 X 7 mm VQFN (48)
CC1310	Х		Х								32-128	16-20 + 8	10-30		Х	Х		Х
CC1311R3	Х		Х								352	32 + 8	22-30				Х	Х
CC1311P3	Х		Х							Х	352	32 + 8	26					Х
CC1312R	Х		Х	Х							352	80 + 8	30					Х
CC1312R7	Х		Х	Х	Х				Х		704	144 + 8	30					Х
CC1352R	Х	Х	Х	Х		Х	Х	Х	Х		352	80 + 8	28					Х
CC1352P	Х	Х	Х	Х		Х	Х	Х	Х	Х	352	80 + 8	26					Х
CC1352P7	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	704	144 + 8	26	Х				Х
CC2340R5 ⁽¹⁾		Х				Х	Х	Х			512	36	12-26	Х			Х	
CC2640R2F						Х					128	20 + 8	10-31		Х	Х		Х
CC2642R						Х					352	80 + 8	31					Х
CC2642R-Q1						Х					352	80 + 8	31					Х
CC2651R3		Х				Х	Х				352	32 + 8	23-31				Х	Х
CC2651P3		Х				Х	Х			Х	352	32 + 8	22-26				Х	Х
CC2652R		Х				Х	Х	Х	Х		352	80 + 8	31					Х
CC2652RB		Х				Х	Х	Х	Х		352	80 + 8	31					Х
CC2652R7		Х				Х	Х	Х	Х		704	144 + 8	31					Х
CC2652P		Х				Х	Х	Х	Х	Х	352	80 + 8	26					Х
CC2652P7		Х				Х	Х	Х	Х	Х	704	144 + 8	26					Х
CC2662R-Q1		Х									352	80 + 8	31					Х

⁽¹⁾ ZigBee and Thread support enabled by future software update



7 Pin Configuration and Functions

7.1 Pin Diagram - RKP Package (Top View)




Figure 7-1. RKP (5-mm × 5-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in Figure 7-1 in **bold** have high-drive capabilities:

- Pin 6, DIO12
- Pin 11, DIO16_SWDIO
- Pin 12, DIO17_SWDCK
- Pin 13, DIO18
- Pin 14, DIO19
- Pin 20, DIO24_A7

The following I/O pins marked in Figure 7-1 in *italics* have analog capabilities:

- Pin 15, DIO20 A11
- Pin 16, DIO21 A10
- Pin 18, DIO22 A9
- Pin 19, DIO23 A8
- Pin 20, DIO24_A7
- Pin 21, DIO25 A6
- Pin 22, DIO0_A5
- Pin 23, DIO1 A4
- Pin 24, DIO2_A3
- Pin 29, DIO5_A2
- Pin 32, DIO6, A1
- Pin 33, DIO7_A0



7.2 Signal Descriptions – RKP Package

Table 7-1. Signal Descriptions – RKP Package

PIN		I/O	TYPE	DESCRIPTION		
NAME	NO.		ITPE	DESCRIPTION		
EGP	_	_	GND	Ground – exposed ground pad ⁽¹⁾		
VDDR	1	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (3) (4)		
DIO8	2	I/O	Digital	GPIO		
DIO9	3	I/O	Digital	GPIO		
DIO10	4	I/O	Digital	GPIO		
DIO11	5	I/O	Digital	GPIO		
DIO12	6	I/O	Digital	GPIO, high-drive capability		
DIO13	7	I/O	Digital	GPIO		
VDDS	8	_	Power	1.71-V to 3.8-V DIO supply ⁽⁵⁾		
DIO14	9	I/O	Digital	GPIO		
DIO15	10	I/O	Digital	GPIO		
DIO16_SWDIO	11	I/O	Digital	GPIO, SWD interface: mode select or SWDIO, high-drive capability		
DIO17_SWDCK	12	I/O	Digital	GPIO, SWD interface: clock, high-drive capability		
DIO18	13	I/O	Digital	GPIO, high-drive capability		
DIO19	14	I/O	Digital	GPIO, high-drive capability		
DIO20_A11	15	I/O	Digital or Analog	GPIO, analog capability		
DIO21_A10	16	I/O	Digital or Analog	GPIO, analog capability		
VDDS	17	_	Power	1.71-V to 3.8-V DIO supply ⁽⁵⁾		
DIO22_A9	18	I/O	Digital or Analog	GPIO, analog capability		
DIO23_A8	19	I/O	Digital or Analog	GPIO, analog capability		
DIO24_A7	20	I/O	Digital or Analog	GPIO, Analog capability, high-drive capability		
DIO25_A6	21	I/O	Digital or Analog	GPIO, analog capability		
DIO0_A5	22	I/O	Digital or Analog	GPIO, analog capability		
DIO1_A4	23	I/O	Digital or Analog	GPIO, analog capability		
DIO2_A3	24	I/O	Digital or Analog	GPIO, analog capability		
RSTN	25	I	Digital	Reset, active low. No internal pullup resistor		
DIO3_X32P	26	I/O	Digital or Analog	GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input		
DIO4_X32N	27	I/O	Digital or Analog	GPIO, 32-kHz crystal oscillator pin 2		
VDDD	28	_	Power	For decoupling of internal 1.28-V regulated core-supply. Connect an external 1 µF decoupling capacitor. (2)		
DIO5_A2	29	I/O	Digital or Analog	GPIO, analog capability		
DCDC	30	_	Power	Switching node of internal DC/DC converter ⁽⁵⁾		
VDDS	31	_	Power	1.71-V to 3.8-V analog supply ⁽⁵⁾		
DIO6_A1	32	I/O	Digital or Analog	GPIO, analog capability		
DIO7_A0	33	I/O	Digital or Analog	GPIO, analog capability		
VDDR	34	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO. Connect an external 10 µF decoupling capacitor. ⁽²⁾ (3) (4)		
X48P	35	_	Analog	48-MHz crystal oscillator pin 1		
X48N	36	_	Analog	48-MHz crystal oscillator pin 2		
NC	37	_	_	No Connect		
VDDS	38	_	Power	1.71-V to 3.8-V analog supply ⁽⁵⁾		
ANT	39	I/O	RF	2.4 GHz TX, RX		



Table 7-1. Signal Descriptions – RKP Package (continued)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.	1/0	IIFE	DESCRIPTION
RFGND	40	_	RFGND	RF Ground

- (1) EGP is the only non-RF ground connection for the device. Good electrical connection to PCB ground plane is required for proper device operation.
- (2) Do not supply external circuitry from this pin.
- (3) VDDR pins 1 and 34 must be tied together on the PCB.
- (4) Output from internal DC/DC and LDO is trimmed to 1.5 V.
- (5) For more details, see the technical reference manual listed in Section 11.3.

7.3 Connections for Unused Pins and Modules - RKP Package

Table 7-2. Connections for Unused Pins - RKP Package

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE ⁽¹⁾	
GPIO (digital)	DIOn	2–7 9–10 13–14	NC, GND, or VDDS	NC	
CMD	DIO16_SWDIO	11	NC, GND, or VDDS	GND or VDDS	
SWD	DIO17_SWDCK	12	NC, GND, or VDDS	GND or VDDS	
GPIO (digital or analog)	DIOn_Am	15–16 18–24 29 32–33	NC, GND, or VDDS	NC	
32.768-kHz crystal	DIO3_X32P	26	NC or GND	NC	
32.100-Ki iz Giystai	DIO4_X32N			INC	
DC/DC converter ⁽²⁾	DCDC	30	NC	NC	
DC/DC converter	VDDS	8, 17, 31, 38	VDDS	VDDS	

⁽¹⁾ NC = No connect

7.4 Pin Diagram - RGE Package (Top View)




Figure 7-2. RGE (4-mm × 4-mm) Pinout, 0.5-mm Pitch(Top View)

⁽²⁾ When the DC/DC converter is not used, the inductor between DCDC and VDDR can be removed. VDDR must still be connected and the 10 μF DCDC capacitor must be kept on the VDDR net.

www.ti.com

The following I/O pins marked in Figure 7-2 in **bold** have high-drive capabilities:

- Pin 5, DIO12
- Pin 7, DIO16 SWDIO
- Pin 8, DIO17_SWDCK
- Pin 12, DIO24_A7

The following I/O pins marked in Figure 7-2 in *italics* have analog capabilities:

- Pin 9, DIO20 A11
- Pin 10, DIO21_A10
- Pin 12, DIO24_A7
- Pin 19, DIO6_A1

7.5 Signal Descriptions - RGE Package

Table 7-3. Signal Descriptions - RGE Package

NAME		phons – NOE i dekage	PIN Table 7-3. Signal Descriptions – RGE Package							
Fig. 2.4 GHz TX, RX		DESCRIPTION	TYPE	I/O						
ANT 1 I/O RF 2.4 GHz TX, RX VDDR 2 — Power Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (3) (4) DIO8 3 I/O Digital GPIO DIO11 4 I/O Digital GPIO DIO12 5 I/O Digital GPIO, high-drive capability DIO13 6 I/O Digital GPIO, high-drive capability DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive composition of the properties of					NO.					
VDDR 2 — Power Internal supply, must be powered from the internal DC/DC converter or the internal LDO(2) (3) (4) DIO8 3 I/O Digital GPIO DIO11 4 I/O Digital GPIO DIO12 5 I/O Digital GPIO, high-drive capability DIO13 6 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive composition DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive composition DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive composition DIO21_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO21_A10 9 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply(5) DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Op		Ground – exposed ground pad ⁽¹⁾		_	_					
DIO8 3 I/O Digital GPIO DIO11 4 I/O Digital GPIO DIO12 5 I/O Digital GPIO DIO13 6 I/O Digital GPIO DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive capability DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply(5) DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 µF decoupling capacitor.(2) DCDC 17 — Power Switching node of internal DC/DC converter(5) VDDS 18 — Power 1.71-V to 3.8-V analog supply(6)			RF	I/O	1	ANT				
DIO11 4 I/O Digital GPIO DIO12 5 I/O Digital GPIO, high-drive capability DIO13 6 I/O Digital GPIO DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive c DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply(5) DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply(6)		Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (3) (4)	Power	_	2	VDDR				
DIO12 5 I/O Digital GPIO, high-drive capability DIO13 6 I/O Digital GPIO DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive or DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply(5) DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 µF decoupling capacitor.(2) DCDC 17 — Power Switching node of internal DC/DC converter(5) VDDS 18 — Power 1.71-V to 3.8-V analog supply(5)		GPIO	Digital	I/O	3	DIO8				
DIO13 6 I/O Digital GPIO DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive or DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply(5) DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 µF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply(5)		GPIO	Digital	I/O	4	DIO11				
DIO16_SWDIO 7 I/O Digital GPIO, SWD interface: mode select or SWDIO, high-drive or DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply ⁽⁵⁾ DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 µF decoupling capacitor. ⁽²⁾ DCDC 17 — Power Switching node of internal DC/DC converter ⁽⁵⁾ VDDS 18 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾		GPIO, high-drive capability	Digital	I/O	5	DIO12				
DIO17_SWDCK 8 I/O Digital GPIO, SWD interface: clock, high-drive capability DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply ⁽⁵⁾ DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply (5)		GPIO	Digital	I/O	6	DIO13				
DIO20_A11 9 I/O Digital or Analog GPIO, analog capability DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply ⁽⁵⁾ DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. ⁽²⁾ DCDC 17 — Power Switching node of internal DC/DC converter ⁽⁵⁾ VDDS 18 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾	capability	GPIO, SWD interface: mode select or SWDIO, high-drive capa	Digital	I/O	7	DIO16_SWDIO				
DIO21_A10 10 I/O Digital or Analog GPIO, analog capability VDDS 11 — Power 1.71-V to 3.8-V DIO supply ⁽⁵⁾ DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. ⁽²⁾ DCDC 17 — Power Switching node of internal DC/DC converter ⁽⁵⁾ VDDS 18 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾		GPIO, SWD interface: clock, high-drive capability	Digital	I/O	8	DIO17_SWDCK				
VDDS 11 — Power 1.71-V to 3.8-V DIO supply ⁽⁵⁾ DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply (5)		GPIO, analog capability	Digital or Analog	I/O	9	DIO20_A11				
DIO24_A7 12 I/O Digital or Analog GPIO, Analog capability, high-drive capability RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. (2) DCDC 17 Power Switching node of internal DC/DC converter (5) VDDS 18 Power 1.71-V to 3.8-V analog supply (5)		GPIO, analog capability	Digital or Analog	I/O	10	DIO21_A10				
RSTN 13 I Digital Reset, active low. No internal pullup resistor DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 µF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply (5)		1.71-V to 3.8-V DIO supply ⁽⁵⁾	Power	_	11	VDDS				
DIO3_X32P 14 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Co an external 1 μF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply (5)		GPIO, Analog capability, high-drive capability	Digital or Analog	I/O	12	DIO24_A7				
DIO4_X32N 15 I/O Digital or Analog GPIO, 32-kHz crystal oscillator pin 2 VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Coan external 1 μF decoupling capacitor. ⁽²⁾ DCDC 17 — Power Switching node of internal DC/DC converter ⁽⁵⁾ VDDS 18 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾		Reset, active low. No internal pullup resistor	Digital	1	13	RSTN				
VDDD 16 — Power For decoupling of internal 1.28-V regulated core-supply. Co an external 1 μF decoupling capacitor. (2) DCDC 17 — Power Switching node of internal DC/DC converter (5) VDDS 18 — Power 1.71-V to 3.8-V analog supply (5)	t	GPIO, 32-kHz crystal oscillator pin 1, Optional TCXO input	Digital or Analog	I/O	14	DIO3_X32P				
DCDC 17 — Power Switching node of internal DC/DC converter ⁽⁵⁾ VDDS 18 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾		GPIO, 32-kHz crystal oscillator pin 2	Digital or Analog	I/O	15	DIO4_X32N				
VDDS 18 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾	onnect	For decoupling of internal 1.28-V regulated core-supply. Conn an external 1 µF decoupling capacitor. ⁽²⁾	Power	_	16	VDDD				
3 117		Switching node of internal DC/DC converter ⁽⁵⁾	Power	_	17	DCDC				
DIO6 A1 19 I/O Digital or Analog GPIO, analog capability		1.71-V to 3.8-V analog supply ⁽⁵⁾	Power	_	18	VDDS				
		GPIO, analog capability	Digital or Analog	I/O	19	DIO6_A1				
VDDR 20 — Power Internal supply, must be powered from the internal DC/DC converter or the internal LDO. Connect an external 10 μF decoupling capacitor. (2) (3) (4)		converter or the internal LDO. Connect an external 10 μF	Power	_	20	VDDR				
X48P 21 — Analog 48-MHz crystal oscillator pin 1		48-MHz crystal oscillator pin 1	Analog	_	21	X48P				
X48N 22 — Analog 48-MHz crystal oscillator pin 2		48-MHz crystal oscillator pin 2	Analog	_	22	X48N				
GND 23 — GND Ground		Ground	GND	_	23	GND				
VDDS 24 — Power 1.71-V to 3.8-V analog supply ⁽⁵⁾		1.71-V to 3.8-V analog supply ⁽⁵⁾	Power	_	24	VDDS				

⁽¹⁾ EGP is the only non-RF ground connection for the device. Good electrical connection to PCB ground plane is required for proper device operation.

Do not supply external circuitry from this pin.

⁽³⁾ VDDR pins 2 and 20 must be tied together on the PCB.

Output from internal DC/DC and LDO is trimmed to 1.5 V.

For more details, see technical reference manual listed in Section 11.3.



7.6 Connections for Unused Pins and Modules - RGE Package

Table 7-4. Connections for Unused Pins - RGE Package

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE ⁽¹⁾			
GPIO (digital)	DIOn	3–6	NC, GND, or VDDS	NC			
SWD	DIO16_SWDIO	7	NC, GND, or VDDS	GND or VDDS			
SVVD	DIO17_SWDCK	8	NC, GND, or VDDS	GND or VDDS			
GPIO (digital or analog)	or analog) DIOn_Am		NC, GND, or VDDS	NC			
32.768-kHz crystal	DIO3_X32P	14	NC or GND	NC			
32.700-Ki iz ci ystai	DIO4_X32N			NO			
DC/DC converter ⁽²⁾	DCDC	17	NC	NC			
DO/DO CONVENIENT	VDDS	11, 18, 24	VDDS	VDDS			

⁽¹⁾ NC = No connect

⁽²⁾ When the DC/DC converter is not used, the inductor between DCDC and VDDR can be removed. VDDR must still be connected and the 10 μF DCDC capacitor must be kept on the VDDR net.



7.7 RKP and RGE Peripheral Pin Mapping

PIN	NO.				pherai Pin Mapping	
QFN24	QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE(1)	PIN MUX ENCODING	SIGNAL DIRECTION
2	1	VDDR	VDDR	_	N/A	N/A
			GPIO8		0	I/O
			SPI0SCLK		1	I/O
			UART0RTS		2	0
3	2	DIO8	T1C0N	I/O	3	0
			I2C0SDA		4	I/O
			T0C0N		5	0
			DTB3		7	0
			GPIO9		0	I/O
_	3	DIO9	T3C0	I/O	1	0
			LRFD3		3	0
			GPIO10		0	I/O
	_	DIO40	LPCO	1/0	1	0
_	4	DIO10	T2PE	I/O	2	0
			T3C0N		3	0
			GPIO11		0	I/O
			SPI0CSN		1	I/O
			T1C2N		2	0
4	5	DIO11	T0C0	I/O	3	0
			LRFD0		4	0
			SPI0POCI		5	I/O
			DTB9		7	0
			GPIO12		0	I/O
			SPI0POCI		1	I/O
			SPI0PICO		2	I/O
5	6	DIO12	UART0RXD	I/O	3	I
			T1C1		4	0
			I2C0SDA		5	I/O
			DTB13		7	0
			GPIO13		0	I/O
			SPI0POCI		1	I/O
			SPI0PICO		2	I/O
6	7	DIO13	UART0TXD	I/O	3	0
			T0C0N		4	0
			T1F		5	0
			DTB4		7	0
_	8	VDDS	VDDS	_	N/A	N/A
			GPIO14		0	I/O
			T3C2		1	0
_	9	DIO14	T1C2N	I/O	2	0
			LRFD5		3	0
			T1F		4	0



PIN	NO.					
QFN24	QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE(1)	PIN MUX ENCODING	SIGNAL DIRECTION
			GPIO15		0	I/O
	40	DIO45	UART0RXD	1/0	1	I
_	10	DIO15	T2C0N	I/O	2	0
			CKMIN	CKMIN		I
			GPIO16		0	I/O
			SPI0PICO		1	I/O
			UART0RXD		2	I
7	11	DIO16_SWD	I2C0SDA	I/O	3	I/O
			T1C2		4	0
			T1C0N		5	0
			DTB10		7	0
			GPIO17		0	I/O
			SPI0SCLK		1	I/O
			UART0TXD		2	0
8	12	DIO17_SWD	I2C0SCL	I/O	3	I/O
			T1C1N		4	0
			T0C2		5	0
			DTB11		7	0
			GPIO18		0	I/O
			T3C0	 - I/O	1	0
	13	DIO18	LPCO		2	0
_	13		UART0TXD	1/0	3	0
			SPI0SCLK		4	I/O
			DTB12		7	0
			GPIO19		0	I/O
			T3C1		1	0
_	14	DIO19	T2PE	I/O	2	0
			SPI0PICO		4	I/O
			DTB0		7	0
			GPIO20		0	I/O
			LPCO		1	0
			UART0TXD		2	0
9	15	DIO20_A11	UART0RXD	I/O	3	I
J	13	DI020_ATT	T1C0	1/0	4	0
			SPI0POCI		5	I/O
			ADC11		6	I
			DTB14		7	0



PIN NO.							
QFN24	QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE(1)	PIN MUX ENCODING	SIGNAL DIRECTION	
			GPIO21		0	I/O	
			UART0CTS		1	I	
			T1C1N		2	0	
40	40	DIGOT ATO	T0C1	1/0	3	0	
10	16	DIO21_A10	SPI0POCI	I/O	4	I/O	
			LRFD1		5	0	
			ADC10/LPC+		6	I	
			DTB15		7	0	
11	17	VDDS	VDDS	_	N/A	N/A	
			GPIO22		0	I/O	
			T2C0		1	0	
			UART0RXD		2	I	
_	18	DIO22_A9	T3C1N	- I/O	3	0	
			ADC9		6	I	
			DTB1		7	0	
			GPIO23		0	I/O	
	40		T2C1		1	0	
_	19	DIO23_A8	T3C2N	I/O	3	0	
			ADC8/LPC+/LPC-		6	I	
			GPIO24		0	I/O	
			SPI0SCLK		1	I/O	
			T1C0	. I/O .	2	0	
			T3C0		3	0	
12	20	DIO24_A7	T0PE		4	0	
			I2C0SCL		5	I/O	
			ADC7/LPC+/LPC-		6	I	
			DTB5		7	0	
			GPIO25		0	I/O	
			SPI0POCI		1	I/O	
_	21	DIO25_A6	I2C0SCL	I/O	2	I/O	
			T2C2N		3	0	
			ADC6		6	I	
			GPIO0		0	I/O	
			SPI0CSN		1	I/O	
_	22	DIO0_A5	I2C0SDA	I/O	2	I/O	
			T3C2		3	0	
			ADC5	1	6	I	
			GPIO1		0	I/O	
			T3C1		1	0	
			LRFD7		2	0	
_	23	DIO1_A4	T1F	I/O	3	0	
			UART0RTS		4	0	
			ADC4		5	I	
			DTB2		6	0	



PIN	NO.		1440) and NOL (QI		Pin Mapping (conti				
QFN24	QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE(1)	PIN MUX ENCODING	SIGNAL DIRECTION			
			GPIO2		0	I/O			
			T0PE		1	0			
_	24	DIO2_A3	T2C1N	I/O	2	0			
		_	UARTOCTS ADC3		3	I			
					6	I			
13	25	RTSN		_	N/A	N/A			
			GPIO3		0	I/O			
					1	I			
					2	0			
					3	0			
14	26	DIO3_X32P		- I/O	4	0			
					5	0			
					6	1			
					7	0			
					0	I/O			
					1	0			
					2	0			
					3	0			
15	27	DIO4_X32N			4	I/O			
								5	0
					6	1			
					7	0			
16	28	VDDD		_	N/A	N/A			
					0	I/O			
					1	0			
_	29	DIO5_A2		I/O	3	0			
					6	ı			
17	30	DCDC	DCDC	_	N/A	N/A			
18	31	VDDS	VDDS	_	N/A	N/A			
			GPIO6		0	1/0			
			SPIOCSN		1	I/O			
			I2C0SCL		2	I/O			
			T1C2		3	0			
19	32	DIO6_A1	LRFD2	I/O	4	0			
			UART0TXD		5	0			
			ADC1/AREF+		6	I			
			DTB6		7	0			
			GPIO7		0	1/0			
			T3C1		1	0			
_	33	DIO7_A0	LRFD4	I/O	3	0			
			ADC0/AREF-		6	I			
20	34	VDDR	VDDR	_	N/A	N/A			
21	35	X48P	X48P		N/A	N/A N/A			
22	36	X48P X48N	X48N		N/A	N/A N/A			
44		AHOIN	AHOIN	_	IN/A	IN/A			

PIN	NO.	PIN NAME	SIGNAL NAME	SIGNAL TYPE(1)	PIN MUX ENCODING	SIGNAL DIRECTION
QFN24			SIGNAL TIPE	PIN MOX ENCODING	SIGNAL DIRECTION	
_	37	NC	NC	_	N/A	N/A
24	38	VDDS	VDDS	_	N/A	N/A
1	39	ANT	ANT	_	N/A	N/A
_	40	RFGND	RFGND	_	N/A	N/A
		GND_	TAB	_	N/A	N/A

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output.



7.8 RKP and RGE Peripheral Signal Descriptions

		<u> </u>	No.	PIN	SIGNAL	
FUNCTION	SIGNAL NAME	QFN24	QFN40		DIRECTION	DESCRIPTION
	ADC11	9	15			HP ADC channel 11 input
	ADC10	10	16			HP ADC channel 10 input
	ADC9	_	18			HP ADC channel 9 input
	ADC8	_	19			HP ADC channel 8 input
	ADC7	12 20			HP ADC channel 7 input	
ADC	ADC6	_	21	1/0		ADC channel 6 input
	ADC5	-	22	1/0	ı	ADC channel 5 input
	ADC4	_	23			ADC channel 4 input
	ADC3	_	24			ADC channel 3 input
	ADC2	_	29			ADC channel 2 input
	ADC1	19	32			HP ADC channel 1 input
	ADC0	_	33			HP ADC channel 0 input
ADC Reference	AREF+	19	32	I/O	ı	ADC external voltage reference, positive terminal
ADC Reference	AREF-	_	33	1/0	ı	ADC external voltage reference, negative terminal
	X32P	14	26	I/O	1	32-kHz crystal oscillator pin 1, Optional TCXO input
	X32N	15	27	I/O	I	32-kHz crystal oscillator pin 2
	X48P	21	35	_	1	48-MHz crystal oscillator pin 1
Clock	X48N	22	36	_	I	48-MHz crystal oscillator pin 2
	CKMIN	_	10	I/O	I	TDC or HFOSC tracking loop reference clock input
	LFCI	14	26	I/O	1	Low frequency clock input (LFXT bypass clock from pin)
		_	4			
Comparator	LPCO	_	13	I/O	Ο	Low power comparator output
		9	15			
		10	16			
	LPC+	_	19			Low power comparator positive input terminal
Comparator Input		12	20	I/O	1	
,	LPC-		19			Lower power comparator negative input terminal
		12	20			Lower power comparator negative input terminal



	,		No.	PIN	SIGNAL	Signal Descriptions (continued)
FUNCTION	SIGNAL NAME		QFN40		DIRECTION	DESCRIPTION
	DTB3	3	2			Digital test bus output 3
	DTB9	4	5			Digital test bus output 9
	DTB0	T —	14			Digital test bus output 0
	DTB4	6	7			Digital test bus output 4
	DTB10	7	11			Digital test bus output 10
	DTB11	8	12			Digital test bus output 11
	DTB12	T —	13			Digital test bus output 12
Digital Test Bus	DTB13	5	6	I/O	0	Digital test bus output 13
	DTB1	_	18	1/0	O	Digital test bus output 1
	DTB2	_	23			Digital test bus output 2
	DTB14	9	15			Digital test bus output 14
	DTB5	12	20			Digital test bus output 5
	DTB15	10	16			Digitial test bus output 15
	DTB7	14	26			Digital test bus output 7
	DTB8	15	27			Digital test bus output 8
	DTB6	19	32			Digital test bus output 6
	GPIO8	3	2			
	GPIO9	_	3			
	GPIO10	_	4			
	GPIO11	4	5			
	GPIO12	5	6			
	GPIO13	6	7			
	GPIO14		9			
	GPIO15		10			
	GPIO16	7	11			
	GPIO17	8	12			
	GPIO18	_	13			
	GPIO19		14			
GPIO	GPIO20	9	15	I/O	I/O	General-purpose input or output
-·· ·	GPIO21	10	16	,,,	., 0	
	GPIO22		18			
	GPIO23	-	19			
	GPIO24	12	20			
	GPIO25		21			
	GPIO0		22			
	GPIO1		23			
	GPIO2		24			
	GPIO3	14	26			
	GPIO4	15	27			
	GPIO5	-	29			
	GPIO6	19	32			
	GPIO7	-	33			



FUNCTION	SIGNAL NAME	Pin	No.	PIN	SIGNAL	DESCRIPTION			
FUNCTION	SIGNAL NAME	QFN24	QFN40	TYPE	DIRECTION	DESCRIPTION			
		8	12						
	I2C0SCL	12	20	I/O	I/O	I ² C clock data			
	IZOUGUL	_	21	1/0	1/0	1 C Glock data			
l ² C		19	32						
		3	2						
	I2C0SDA	5	6	I/O	I/O	I ² C data			
	IZOOODA	7	11	"0	1/0	1 o data			
		_	22						
	LRFD3	_	3			LRF digital ouptut 3			
	LRFD0	4	5			LRF digital output 0			
LRF Digital		14	26						
	LRFD5		9			LRF digital output 5			
	LRFD1	10	16	I/O	0	LRF digital output 1			
Output		15	27	.,, 0					
	LRFD7	_	23			LRF digital output 7			
	LRFD6		29			LRF digital output 6			
	LRFD2	19	32			LRF digital output 2			
	LRFD4		33			LRF digital output 4			
	VDDR	2	1	_	_	Internal supply			
		20	34						
		_	8						
_	VDDS	11	17	_	_	1.71-V to 3.8V DIO supply			
Power		18	31						
		24	38						
	VDDD	16	28	ı	_	For decoupling of internal 1.28-V regulated coresupply.			
	DCDC	17	30	_	_	Switching node of internal DC/DC converter			
Reset	RSTN	13	25		_	Global main device reset (active low)			
RF	ANT	1	39			50 ohm RF port			
RF Ground	RFGND		40	_	_	RF Ground reference			



·			No.	PIN	SIGNAL	Signal Descriptions (continued)		
FUNCTION	SIGNAL NAME	QFN24	QFN40		DIRECTION	DESCRIPTION		
		3	2					
		8	12					
	SPI0SCLK	_	13	I/O	I/O	SPI clock		
		12	20					
		4	5					
		5	6					
	ODIODOOI	6	7	1/0		ani nooi		
	SPI0POCI	9	15	I/O	I/O	SPI POCI		
CDI		10	16					
SPI		_	21					
		4	5					
	SPI0CSN	_	22	I/O	I/O	SPI chip select		
		19	32					
		5	6					
		6	7		I/O			
	SPI0PICO	7	11	I/O		SPI PICO		
			14					
		15	27					
SWD	SWDIO	7	11	I/O	I/O	JTAG/SWD TCK. Reset default pinout.		
SWB	SWDCK	8	12	I/O	I	JTAG/SWD TMS. Reset default pinout.		
	T0C0	4	5			Capture/compare Output-0 from Timer-0		
	T0C1	10	16	I/O	I/O	Capture/compare Output-1 from Timer-0		
	T0C2	8	12			Capture/compare Output-2 from Timer-0		
	1002	15	27			Supraire/compare Surpar 2 from Timor S		
	T1C0	9	15			Capture/compare Output-0 from Timer-1		
	1100	12	20					
	T1C1	5	6	I/O	I/O	Capture/compare Output-1 from Timer-1		
		7	11	., 0	., C			
	T1C2	14	26			Capture/compare Output-2 from Timer-1		
		19	32					
Timers - Capture/	T2C0		18			Capture/compare Output-0 from Timer-2		
Compare	T2C1	_	19	I/O	I/O	Capture/compare Output-1 from Timer-2		
	T2C2	_	29			Capture/compare Output-2 from Timer-2		
		_	3					
	T3C0	_	13			Capture/compare Output-0 from Timer-3		
		12	20					
		_	14					
	T3C1	T3C1 23		I/O	I/O	Capture/compare Output-1 from Timer-3		
		14	26					
		<u> </u>	33					
	T3C2	_	9			Capture/compare Output-2 from Timer-3		
			22					



			No.	PIN	SIGNAL	Signal Descriptions (continued)		
FUNCTION	SIGNAL NAME		QFN40	TYPE	DIRECTION	DESCRIPTION		
	TOCON	3	2			Complementary compare/PWM Output-0 from		
	100014	6	7			Timer-0		
	T0C1N	14	26	I/O	0	Complementary compare/PWM Output-1 from Timer-0		
	T0C2N	15	27			Complementary compare/PWM Output-2 from Timer-0		
	T1C0N	3	2			Complementary compare/PWM Output-0 from Timer-1		
		7	11					
Timers - Complementary Capture/ Compare	T1C1N	8	12 16	I/O	0	Complementary compare/PWM Output-1 from Timer-1		
		10	5					
	T1C2N	-	9			Complementary compare/PWM Output-2 from Timer-1		
	T2C0N	_	10			Complementary compare/PWM Output-0 from Timer-2		
	T2C1N	_	24	I/O	0	Complementary compare/PWM Output-1 from Timer-2		
	T2C2N	_	21			Complementary compare/PWM Output-2 from Timer-2		
	T3C0N	_	4			Complementary compare/PWM Output-0 from Timer-3		
	T3C1N	_	18	I/O	О	Complementary compare/PWM Output-1 from Timer-3		
	T3C2N	_	19			Complementary compare/PWM Output-2 from Timer-3		
T F		6	7	I/O				
Timers - Fault input	Γ1F	_	9		1	Fault input for Timer-1		
·		_	23					
Timers -	T2PE	_	14	I/O	0	Prescaler event ouput from Timer-2		
Prescaler Event	T0PE	12	20 24	I/O	0	Prescaler eveny ouput from Timer-0		
		6	7					
		8	12					
			13		_			
	UART0TXD	9	15	I/O	0	UART0 TX data		
		15	27					
		19	32					
		5	6					
JART			10					
UAIN	UART0RXD	7	11	I/O	1	UART0 RX data		
	0, 11101010	9	15	., 0	'	o, ii ci o i o cada		
			18					
		10						
	UART0CTS	10	16	I/O	ı	UART0 clear-to-send input (active low)		
		-	24					
	UARTORTS	3	2	I/O	О	UART0 request-to-send (active low)		
		-	23	. =	_	(,		

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
VDDS	Supply voltage	-0.3	4.1	V
	Voltage on any digital pin ⁽³⁾	-0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscillator pins X48P and X48N	-0.3	1.24	V
V _{in_adc}	Voltage on ADC input	0	VDDS	V
	Input level, RF pins		5	dBm
T _{stg}	Storage temperature	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

				VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±1000	V
V _{ESD}	Electrostatic discriarge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	All pins	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating ambient temperature ^{(1) (2)}	-40	125	°C
Operating junction temperature ^{(1) (2)}	-40	125	°C
Operating supply voltage (VDDS)	1.71	3.8	V
Rising supply voltage slew rate	0	100	mV/µs
Falling supply voltage slew rate ⁽³⁾	0	1	mV/μs

⁽¹⁾ Operation at or near maximum operating temperature for extended durations will result in a reduction in lifetime.

8.4 DCDC

When measured on the CC2340R5 reference design with T_G = 25 °C and DCDC enabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDS supply voltage for DCDC operation (1) (2)		2.2	3.0	3.8	V

⁽¹⁾ When the supply voltage drops below the DCDC operation min voltage, the device automatically transitions to use GLDO regulator

8.5 Global LDO (GLDO)

When measured on the CC2340R5 reference design with T_c = 25 °C.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDS supply voltage for GLDO operation (1)		1.71	3.0	3.8	V

(1) A 10 μF capacitor is recommended at VDDR pin.

⁽²⁾ All voltage values are with respect to ground, unless otherwise noted.

⁽³⁾ Including analog capable DIOs.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

⁽²⁾ For thermal resistance details, refer to Thermal Resistance Characteristics table in this document.

⁽³⁾ For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 10-µF VDDS input capacitor must be used to ensure compliance with this slew rate.

²⁾ A 10uH and 10uF load capacitor are required on the VDDR voltage rail. They should be placed close to the DCDC output pin.



8.6 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
VDDS_BOD	VDDS_BOD						
Untrimmed brownout rising threshold	Before initial boot ⁽¹⁾		1.67		V		
Trimmed brownout rising threshold (1)			1.68		V		
Trimmed brownout falling threshold (1)			1.67		V		
POR							
power-on reset power-up level			1.5		V		
power-on reset power-down level			1.45		V		

⁽¹⁾ Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RSTN pin.

8.7 Battery Monitor

Measured on the CC2340R5 reference design with T_c = 25 °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			22		mV
Range		1.7		3.8	V
Accuracy	VDDS = 3.0 V		30		mV

8.8 Temperature Sensor

Measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Accuracy	-40 °C to 85 °C		±10 ⁽¹⁾		°C

(1) Raw output from register.



8.9 Power Consumption - Power Modes

When measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, DCDC enabled, GLDO disabled, unless otherwise noted.

PARAMETER		TEST CONDITIONS	TYP	UNIT
Core Curre	nt Consumption with DCD	С		
I _{core}	Active	MCU running CoreMark from Flash at 48 MHz	2.6	mA
I _{core}	Active	MCU running CoreMark from Flash at 48MHz	53	μA / MHz
I _{core}	Idle	Supply Systems and RAM powered, flash disabled, DMA disabled	780	μA
I _{core}	Idle	Supply Systems and RAM powered, flash disabled, DMA enabled	810	μA
I _{core}	Idle	Supply Systems and RAM powered, flash enabled, DMA disabled	1100	μA
I _{core}	Idle	Supply Systems and RAM powered, flash enabled, DMA enabled	1200	μA
I _{core}	Standby	RTC running, 36kB RAM retention LFOSC, DCDC recharge current setting (ipeak = 1)	0.71	μΑ
I _{core}	Standby	RTC running, 36kB RAM retention LFXT, DCDC recharge current setting (ipeak = 1)	0.74	μА
Core Curre	nt consumption with GLD0			
I _{core}	Active	MCU running CoreMark from Flash at 48 MHz	4.1	mA
I _{core}	Idle	Supply Systems and RAM powered, flash disabled, DMA disabled	1170	μA
I _{core}	Idle	Supply Systems and RAM powered, flash disabled, DMA enabled	1230	μA
I _{core}	Idle	Supply Systems and RAM powered, flash enabled, DMA disabled	1490	μA
I _{core}	Idle	Supply Systems and RAM powered, flash enabled, DMA enabled	1665	μA
I _{core}	Standby	RTC running, 36kB RAM retention LFOSC, default GLDO recharge current setting	1.1	μA
I _{core}	Standby	RTC running, 36kB RAM retention LFXT default GLDO recharge current setting	1.15	μA
Reset, Shut	tdown Current Consumption	on		•
I _{core}	Reset	Reset. RSTN pin asserted or VDDS below power-on-reset threshold	150	nA
I _{core}	Shutdown	Shutdown measured in steady state. No clocks running, no retention, IO wakeup enabled	150	nA
Peripheral	Current Consumption	'		
I _{peri}	RF	Delta current, clock enabled, RF subsystem idle	40	μA
I _{peri}	Timers	Delta current with clock enabled, module is idle, one LGPT timer	2.4	μA
I _{peri}	I2C	Delta current with clock enabled, module is idle	10.6	μA
I _{peri}	SPI	Delta current with clock enabled, module is idle	3.4	μA
I _{peri}	UART	Delta current with clock enabled, module is idle	24.5	μΑ
I _{peri}	CRYPTO (AES)	Delta current with clock enabled, module is idle	3.8	μA



8.10 Power Consumption - Radio Modes

When measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V with DCDC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	TYP	UNIT
I _{RX}	Radio receive current	2440 MHz, 1 Mbps, GFSK, system bus off ⁽¹⁾	5.3	mA
I _{RX}	Radio receive current	2440 MHz, 1 Mbps, GFSK, DCDC OFF, system bus off ⁽¹⁾	9	mA
I _{TX}	Radio transmit current	-8 dBm output power setting 2440 MHz system bus off ⁽¹⁾	4.0	mA
I _{TX}	Radio transmit current	0 dBm output power setting 2440 MHz system bus off ⁽¹⁾	5.1	mA
I _{TX}	Radio transmit current	0 dBm output power setting 2440 MHz DCDC OFF, system bus off ⁽¹⁾	8.8	mA
I _{TX}	Radio transmit current	+4 dBm output power setting 2440 MHz system bus off ⁽¹⁾	7.7	mA
I _{TX}	Radio transmit current	+6 dBm output power setting 2440 MHz system bus off ⁽¹⁾	8.9	mA
I _{TX}	Radio transmit current	+8 dBm output power setting 2440 MHz system bus off ⁽¹⁾	10.7	mA
I _{TX}	Radio transmit current	+8 dBm output power setting 2440 MHz DCDC OFF, system bus off ⁽¹⁾	19	mA

⁽¹⁾ System bus off refers to device idle mode, DMA disabled, flash disabled

8.11 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V_{DDS} = 3.0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			2		KB
Supported flash erase cycles before failure, full bank ⁽¹⁾ (2)		30			k Cycles
Supported flash erase cycles before failure, single sector ⁽³⁾		60			k Cycles
Maximum number of write operations per row before sector erase ⁽⁴⁾				83	Write Operations
Flash retention	105 °C	11.4			Years
Flash retention	125 °C	10			Years
Flash sector erase current	Average delta current		1.2		mA
Flash sector erase time ⁽⁵⁾	0 erase cycles		2.2		ms
Flash write current	Average delta current, full sector at a time		1.7		mA
Flash write time ⁽⁵⁾	full sector at a time, 0 erase cycles		7.7		μs

- (1) A full bank erase is counted as a single erase cycle on each sector
- (2) Aborting flash during erase or program modes is not a safe operation.
- (3) Up to 16 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles
- (4) Éach wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (5) This number is dependent on Flash aging and increases over time and erase cycles

8.12 Thermal Resistance Characteristics

		PACKAGE			
THERMAL METRIC	THERMAL METRIC	RKP (VQFN)	RGE (VQFN)	UNIT (1)	
		40 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.8	40.1	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	23.1	30.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	12.7	17.2	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.3	0.4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	12.7	17.1	°C/W	

Submit Document Feedback



www.ti.com

		PACKAGE			
THERMAL METRIC	THERMAL METRIC	RKP (VQFN)	RGE (VQFN)	UNIT (1)	
		40 PINS	24 PINS		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.3	3.4	°C/W	

^{(1) °}C/W = degrees Celsius per watt.

8.13 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	2360		2510	MHz



8.14 Bluetooth Low Energy - Receive (RX)

When measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DCDC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

measurements are performe		MINI	B4 A X	
PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
125 kbps (LE Coded)	<u> </u>			
Receiver sensitivity	BER = 10 ⁻³	-102		dBm
Receiver saturation	BER = 10 ⁻³	5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (–122/ 122) ⁽¹⁾		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-90 / 90) (1)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (-90 / 90) (1)		ppm
Co-channel rejection ⁽²⁾	Wanted signal at –79 dBm, modulated interferer in channel, BER = 10 ⁻³	-6		dB
Selectivity, ±1 MHz ⁽²⁾	Wanted signal at -79 dBm, modulated interferer at ± 1 MHz, BER = 10^{-3}	9 / 5 (3)		dB
Selectivity, ±2 MHz ⁽²⁾	Wanted signal at –79 dBm, modulated interferer at ±2 MHz, BER = 10 ⁻³	44 / 31 (3)		dB
Selectivity, ±3 MHz ⁽²⁾	Wanted signal at -79 dBm, modulated interferer at ± 3 MHz, BER = 10^{-3}	47 / 42 (3)		dB
Selectivity, ±4 MHz ⁽²⁾	Wanted signal at -79 dBm, modulated interferer at ± 4 MHz, BER = 10^{-3}	49 / 45 (3)		dB
Selectivity, ±6 MHz ⁽²⁾	Wanted signal at -79 dBm, modulated interferer at $\geq \pm 6$ MHz, BER = 10^{-3}	52 / 48 ⁽³⁾		dB
Selectivity, ±7 MHz	Wanted signal at -79 dBm, modulated interferer at $\geq \pm 7$ MHz, BER = 10^{-3}	54 / 49 (3)		dB
Selectivity, Image frequency ⁽²⁾	Wanted signal at –79 dBm, modulated interferer at image frequency, BER = 10^{-3}	31		dB
Selectivity, Image frequency ±1 MHz ⁽²⁾	Note that Image frequency + 1 MHz is the Co- channel –1 MHz. Wanted signal at –79 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 ⁻³	5 / 42 (3)		dB
500 kbps (LE Coded)				
Receiver sensitivity	BER = 10 ⁻³	-99		dBm
Receiver saturation	BER = 10 ⁻³	5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-122 / 122) (1)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-90/ 90) (1)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (-90 / 90) (1)		ppm
Co-channel rejection ⁽²⁾	Wanted signal at –72 dBm, modulated interferer in channel, BER = 10 ⁻³	-4.5		dB
Selectivity, ±1 MHz ⁽²⁾	Wanted signal at –72 dBm, modulated interferer at ±1 MHz, BER = 10 ⁻³	9 / 5 (3)		dB
Selectivity, ±2 MHz ⁽²⁾	Wanted signal at –72 dBm, modulated interferer at ±2 MHz, BER = 10 ⁻³	42 / 31 (3)		dB
Selectivity, ±3 MHz ⁽²⁾	Wanted signal at –72 dBm, modulated interferer at ±3 MHz, BER = 10 ⁻³	45 / 41 (3)		dB
Selectivity, ±4 MHz ⁽²⁾	Wanted signal at –72 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³	46 / 42 (3)		dB
Selectivity, ±6 MHz ⁽²⁾	Wanted signal at –72 dBm, modulated interferer at ≥ ±6 MHz, BER = 10 ⁻³	50 / 45 ⁽³⁾		dB
Selectivity, ±7 MHz	Wanted signal at -72 dBm, modulated interferer at $\geq \pm 7$ MHz, BER = 10^{-3}	51 / 46 (3)		dB
Selectivity, Image frequency ⁽²⁾	Wanted signal at –72 dBm, modulated interferer at image frequency, BER = 10^{-3}	31		dB
Selectivity, Image frequency ±1 MHz ⁽²⁾	Note that Image frequency + 1 MHz is the Co- channel –1 MHz. Wanted signal at –72 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 ⁻³	5 / 41 (3)		dB

www.ti.com

When measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DCDC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

Mark	neasurements are performe		MINI TVD	MAY	LINUT
Receiver saturation BER = 10 ⁻³ 5 5		TEST CONDITIONS	MIN IYP	MAX	UNIT
Receiver saturation					
Difference between the incoming carrier frequency and the informally generated carrier frequency and the informally generated carrier frequency and present the present of the informally generated data rate and the internally generated data rate (37-byte packets)	Receiver sensitivity				dBm
Data rate error tolerance the internally generated carrier frequency \$ (−26 1/29) 1	Receiver saturation	BER = 10 ⁻³	5		dBm
Co-channel rejection(²⁾ Wanted signal at -67 dBm, modulated interferer at ±1 7,7 5 (a) Wanted signal at -67 dBm, modulated interferer at ±1 7,7 5 (a) Wanted signal at -67 dBm, modulated interferer at ±1 7,7 5 (a) Wanted signal at -67 dBm, modulated interferer at ±1 7,7 5 (a) Wanted signal at -67 dBm, modulated interferer at ±2 39,7 28 (d) Wanted signal at -67 dBm, modulated interferer at ±2 39,7 28 (d) Wanted signal at -67 dBm, modulated interferer at ±2 39,7 28 (d) Wanted signal at -67 dBm, modulated interferer at ±2 47,7 35 (d) Wanted signal at -67 dBm, modulated interferer at ±3 44,7 38 (d) Wanted signal at -67 dBm, modulated interferer at ±4 47,7 35 (d) Wanted signal at -67 dBm, modulated interferer at ±4 47,7 35 (d) Wanted signal at -67 dBm, modulated interferer at ±4 47,7 35 (d) Wanted signal at -67 dBm, modulated interferer at ±5 40 Wanted signal at -67 dBm, modulated interferer at image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±1 MHz from image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±1 MHz from image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±1 MHz from image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±1 MHz from image frequency. BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±1 MHz from image frequency at ±1 MHz from image frequency. BER = 10 ⁻³ Wanted signal at 2402 MHz (excluding VCO frequency) -2 Wanted signal at 2402 MHz (excluding VCO frequency) -2 Wanted signal at 2402 MHz, -64 dBm. Two interferer at ±2 Wanted signal at 2402 MHz, -64 dBm. Two interferer wanted wanted wanted signal at 2402 MHz, -64 dBm. Wanted signal at 2402 MHz, -	Frequency error tolerance	, ,	> (-225 /225) (1)		kHz
Co-channel, EER = 10-3 Channel, EER =	Data rate error tolerance		> (-750 / 750) (1)		ppm
Selectivity, ±2 MHz ² Wanted signal at -67 dBm, modulated interferer at ±2 39 / 28 (3) MHz Berk = 10-3 44 / 38 (3) MHz Berk = 10-3 MHz Berk = 10-3 44 / 38 (3) MHz Berk = 10-3 MHz Berk = 10-3 44 / 35 (3) MHz Berk = 10-3 MHz Berk = 10-3 40 M	Co-channel rejection ⁽²⁾		-6		dB
MHz, BER = 10-3 MHz Selectivity, ±3 MHz 2 Wanted signal at =67 dBm, modulated interferer at ±3 44 / 38 (3) MHz, BER = 10-3 Wanted signal at =67 dBm, modulated interferer at ±4 47 / 35 (3) MHz, BER = 10-3 Wanted signal at =67 dBm, modulated interferer at ±4 MHz 2 Wanted signal at =67 dBm, modulated interferer at ±5 40 MHz, BER = 10-3 Wanted signal at =67 dBm, modulated interferer at image frequency BER = 10-3 Wanted signal at =67 dBm, modulated interferer at image frequency, BER = 10-3 Note that Image frequency +1 MHz is the Co-channel =1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±1 MHz Wanted signal at =67 dBm, modulated interferer at ±2 was a	Selectivity, ±1 MHz ⁽²⁾		7 / 5 (3)		dB
Selectivity, ±4 MHz ⁽²⁾ Wanted signal at −67 dBm, modulated interferer at ±4 d7 / 35 (3) Selectivity, ±5 MHz or more ⁽²⁾ Wanted signal at −67 dBm, modulated interferer at ± ±5 dHz, EER = 10-3 dHz, EER	Selectivity, ±2 MHz ⁽²⁾		39 / 28 (3)		dB
Selectivity, ±8 MHz.0: MHz, BER = 10 ⁻³ Wanted signal at −67 dBm, modulated interferer at ≥ ±5 MHz, BER = 10 ⁻³ Wanted signal at −67 dBm, modulated interferer at ≥ ±5 MHz, BER = 10 ⁻³ Selectivity, image frequency. Wanted signal at −67 dBm, modulated interferer at image frequency, BER = 10 ⁻³ Note that Image frequency + 1 MHz is the Co-channel −1 MHz. Wanted signal at −67 dBm, modulated interferer at ±1 MHz is the Co-channel −1 MHz. Wanted signal at −67 dBm, modulated interferer at ±1 MHz from image frequency. BER = 10 ⁻³ Out-of-band blocking 2003 MHz to 2000 MHz Out-of-band blocking 2003 MHz to 2997 MHz Out-of-band blocking 3000 MHz to 12.75 GHz (excluding VCO frequency) −2 Intermodulation 3000 MHz to 12.75 GHz (excluding VCO frequency) −2 Intermodulation 42 402 MHz, −64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level solution with the given power level solution solution with the given power level solution with the given power level solution solution with the given power level solution with the given power level solution solution with the given power level solution solution solution solution with the given power level solution so	Selectivity, ±3 MHz ⁽²⁾		44 / 38 (3)		dB
MHz, BER = 10-3 MHz BER = 10-3 MHz BER = 10-3 28	Selectivity, ±4 MHz ⁽²⁾		47 / 35 ⁽³⁾		dB
Selectivity, Image frequency Frequency, BER = 10 ⁻³ 26	Selectivity, ±5 MHz or more ⁽²⁾		40		dB
1 MHz Wanied signal at -67 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 ⁻³	Selectivity, image frequency ⁽²⁾		28		dB
Out-of-band blocking 2003 MHz to 2399 MHz -10 Out-of-band blocking 2484 MHz to 2997 MHz -10 Out-of-band blocking 3000 MHz to 12.75 GHz (excluding VCO frequency) -2 Intermodulation 42405 and 2408 MHz - 64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level -37 Spurious emissions, 30 to 1000 MHz(s) Measurement in a 50-Ω single-ended load. <-59		-1 MHz. Wanted signal at -67 dBm, modulated interferer	5 / 38 (3)		dB
Out-of-band blocking 2484 MHz to 2997 MHz -10 Out-of-band blocking 3000 MHz to 12.75 GHz (excluding VCO frequency) -2 Intermodulation Wanted signal at 2402 MHz, -64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level -37 Spurious emissions, 30 to 1000 MHz(5) Measurement in a 50-Ω single-ended load. < -59	Out-of-band blocking ⁽⁴⁾	30 MHz to 2000 MHz	-10		dBm
Out-of-band blocking 3000 MHz to 12.75 GHz (excluding VCO frequency) -2 Wanted signal at 2402 MHz, -64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level Spurious emissions, 30 to 1000 MHz(s) Measurement in a 50-Ω single-ended load. <-59 Spurious emissions, 1 to 12.75 GHz(s) Measurement in a 50-Ω single-ended load. <-47 RSSI dynamic range (s) RSSI accuracy ### A SSI resolution 2 Mbps (LE 2M) Receiver sensitivity Measured at SMA connector, BER = 10-3 Receiver saturation Measured at SMA connector, BER = 10-3 Prequency error tolerance Difference between the incoming carrier frequency and the internally generated data rate (37-byte packets) Data rate error tolerance Difference between incoming data rate and the internally generated data rate (37-byte packets) Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10-3 Selectivity, ±2 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10-3 Selectivity, ±6 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted si	Out-of-band blocking	2003 MHz to 2399 MHz	-10		dBm
Wanted signal at 2402 MHz, -64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level -37 -37 -38 -39	Out-of-band blocking	2484 MHz to 2997 MHz	-10		dBm
Intermodulation at 2405 and 2408 MHz respectively, at the given power level Spurious emissions, 30 to 1000 MHz ⁽⁵⁾ Measurement in a 50-Ω single-ended load. Spurious emissions, 1 to 12.75 GHz ⁽⁶⁾ Measurement in a 50-Ω single-ended load. Spurious emissions, 1 to 12.75 GHz ⁽⁶⁾ RSSI dynamic range ⁽⁶⁾ RSSI accuracy ### RSSI resolution 1 **Example 1** A substitution of the substitutio	Out-of-band blocking	3000 MHz to 12.75 GHz (excluding VCO frequency)	-2		dBm
Spurious emissions, 1 to 12.75 GHz ⁽⁶⁾ Resulterment in a 50-Ω single-ended load. <-47 RSSI dynamic range (6) RSSI accuracy RSSI resolution 1 2 Mbps (LE 2M) Receiver sensitivity Measured at SMA connector, BER = 10 ⁻³ Receiver saturation Measured at SMA connector, BER = 10 ⁻³ Receiver saturation Measured at SMA connector, BER = 10 ⁻³ Perquency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Data rate error tolerance Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection(2) Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 Wanted signal at -67 dBm, modulated interferer at ±4 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	ntermodulation	at 2405 and 2408 MHz respectively, at the given power	-37		dBm
To 12.75 GHz ⁽⁵⁾ RSSI dynamic range (6) RSSI accuracy RSSI resolution 2 Mbps (LE 2M) Receiver sensitivity Measured at SMA connector, BER = 10 ⁻³ Receiver saturation Measured at SMA connector, BER = 10 ⁻³ Prequency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection(2) Wanted signal at –67 dBm, modulated interferer at ±2 MHz, Image frequency is at –2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Selectivity, ±6 MHz ⁽²⁾ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at 4-67 dBm, modulated interferer at ±6 Wanted signal at 4-67 dBm, modulated interferer at ±6 Wanted signal at 4-67 dBm, modulated interferer at ±6		Measurement in a 50-Ω single-ended load.	< -59		dBm
RSSI accuracy RSSI resolution 2 Mbps (LE 2M) Receiver sensitivity Measured at SMA connector, BER = 10 ⁻³ Prequency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection(2) Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6		Measurement in a 50-Ω single-ended load.	< -47		dBm
RSSI resolution 2 Mbps (LE 2M) Receiver sensitivity Measured at SMA connector, BER = 10 ⁻³ —92 Receiver saturation Measured at SMA connector, BER = 10 ⁻³ 2 Frequency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Data rate error tolerance Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection(2) Wanted signal at -67 dBm, modulated interferer in channel, BER = 10 ⁻³ Selectivity, ±2 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	RSSI dynamic range ⁽⁶⁾		70		dB
Receiver sensitivity Measured at SMA connector, BER = 10 ⁻³ Receiver saturation Measured at SMA connector, BER = 10 ⁻³ Prequency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	RSSI accuracy		±4		dB
Receiver sensitivity Measured at SMA connector, BER = 10 ⁻³ Prequency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection(2) Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	RSSI resolution		1		dB
Receiver saturation Measured at SMA connector, BER = 10 ⁻³ 2 Frequency error tolerance Difference between the incoming carrier frequency and the internally generated carrier frequency Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection ⁽²⁾ Wanted signal at -67 dBm, modulated interferer in channel, BER = 10 ⁻³ Selectivity, ±2 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	2 Mbps (LE 2M)				
Difference between the incoming carrier frequency and the internally generated carrier frequency Data rate error tolerance Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection ⁽²⁾ Wanted signal at –67 dBm, modulated interferer in channel, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±2 MHz, Image frequency is at –2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at –67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±6 Wanted signal at –67 dBm, modulated interferer at ±6	Receiver sensitivity	Measured at SMA connector, BER = 10 ⁻³	-92		dBm
the internally generated carrier frequency Data rate error tolerance Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection(2) Wanted signal at -67 dBm, modulated interferer in channel, BER = 10 ⁻³ Selectivity, ±2 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz(2) Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	Receiver saturation	Measured at SMA connector, BER = 10 ⁻³	2		dBm
Data rate error tolerance Difference between incoming data rate and the internally generated data rate (37-byte packets) Co-channel rejection ⁽²⁾ Wanted signal at -67 dBm, modulated interferer in channel,BER = 10 ⁻³ Selectivity, ±2 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	Frequency error tolerance		> (-225 / 225) (1)		kHz
channel,BER = 10 ⁻³ Selectivity, ±2 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±2 MHz, Image frequency is at -2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Selectivity, ±6 MHz ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at ±6 Wanted signal at -67 dBm, modulated interferer at ±6	Data rate error tolerance	Difference between incoming data rate and the internally	> (-1050 / 1050) (1)		ppm
MHz, Image frequency is at –2 MHz, BER = 10 ⁻³ Selectivity, ±4 MHz ⁽²⁾ Wanted signal at –67 dBm, modulated interferer at ±4 MHz, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±6 Wanted signal at –67 dBm, modulated interferer at ±6	Co-channel rejection ⁽²⁾		-8		dB
Selectivity, ±4 MHz ⁽²⁾ MHz, BER = 10 ⁻³ Wanted signal at –67 dBm, modulated interferer at ±6 46 / 40 (3)	Selectivity, ±2 MHz ⁽²⁾		9 / 5 (3)		dB
	Selectivity, ±4 MHz ⁽²⁾		40 / 32 (3)		dB
MHz, BER = 10 ⁻³	Selectivity, ±6 MHz ⁽²⁾	Wanted signal at –67 dBm, modulated interferer at ±6 MHz, BER = 10 ⁻³	46 / 40 (3)		dB
Selectivity, image frequency ⁽²⁾ Wanted signal at -67 dBm, modulated interferer at image frequency, BER = 10 ⁻³	Selectivity, image frequency ⁽²⁾		5		dB



When measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DCDC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, image frequency ±2 MHz ⁽²⁾	Note that Image frequency + 2 MHz is the Co-channel. Wanted signal at –67 dBm, modulated interferer at ±2 MHz from image frequency, BER = 10 ⁻³		-8 / 32 ⁽³⁾		dB
Out-of-band blocking ⁽⁴⁾	30 MHz to 2000 MHz		-10		dBm
Out-of-band blocking	2003 MHz to 2399 MHz		-10		dBm
Out-of-band blocking	2484 MHz to 2997 MHz		-12		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz (excluding VCO frequency)		-10		dBm
Intermodulation	Wanted signal at 2402 MHz, –64 dBm. Two interferers at 2408 and 2414 MHz respectively, at the given power level		-38		dBm

- (1) Exceeding Bluetooth specification
- (2) Numbers given as I/C dB
- (3) X / Y, where X is +N MHz and Y is -N MHz
- (4) Excluding one exception at F_{wanted} / 2, per Bluetooth Specification
- (5) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
- (6) The device will saturate at -30dB.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.15 Bluetooth Low Energy - Transmit (TX)

When measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DCDC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General Parameters					
Max output power	Delivered to a single-ended 50-Ω load through integrated balun		8		dBm
Output power programmable range	Delivered to a single-ended 50- Ω load through integrated balun		28		dB



8.16 Proprietary Radio Modes

Measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, f_{RF} = 2440 MHz with DCDC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP M	AX UNIT		
2 Mbps GFSK (HID), 320 kHz deviation						
Receiver sensitivity PER = 30.8%, Payload 37 bytes			-89	dBm		

Submit Document Feedback

8.17 2.4 GHz RX/TX CW

When measured on the CC2340R5 reference design with $T_c = 25$ °C, $V_{DDS} = 3.0$ V, $f_{RF} = 2440$ MHz with DCDC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
Spurious emissions a	nd harmonics				
	f < 1 GHz, outside restricted bands	+8 dBm setting	< -36		dBm
Spurious emissions ⁽¹⁾	f < 1 GHz, restricted bands ETSI		< -54		dBm
Spurious erriissions(**)	f < 1 GHz, restricted bands FCC		< -55		dBm
	f > 1 GHz, including harmonics		<-42		dBm
Harmoniae (1)	Second harmonic		<-42		dBm
Harmonics (1)	Third harmonic		<-42		dBm

⁽¹⁾ Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

8.18 Timing and Switching Characteristics

8.18.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RSTN low duration	1			μs

8.18.2 Wakeup Timing

Measured over operating free-air temperature with V_{DDS} = 3.0 V (unless otherwise noted). The times listed here do not include any software overhead (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
MCU, Reset/Shutdown to Active ⁽¹⁾	GLDO default charge current setting, VDDR capacitor fully charged ⁽²⁾	350-450	μs
MCU, Standby to Active	MCU, Standby to Active (ready to execute code from flash). DCDC ON, default recharge current configuration	33-43 (3)	μs
MCU, Standby to Active	MCU, Standby to Active (ready to execute code from flash). GLDO ON, default recharge current configuration	33-50 (3)	μs
MCU, Idle to Active	Flash enabled in idle mode	3	μs
MCU, Idle to Active	Flash disabled in idle mode	14	μs

⁽¹⁾ Wakeup time includes device ROM bootcode execution time. The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again.

8.18.3 Clock Specifications

8.18.3.1 48 MHz Crystal Oscillator (HFXT)

Measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted. (4)

	PARAMETER	MIN	TYP	MAX	UNIT
	Crystal frequency		48		MHz
ESR	Equivalent series resistance 6 pF < C _L ≤ 9 pF		20	60	Ω
ESR	Equivalent series resistance 5 pF < C _L ≤ 6 pF			80	Ω
C _L	Crystal load capacitance ⁽¹⁾	3	7 ⁽²⁾	9	pF

⁽²⁾ This is the best case reset/shutdown to active time (including ROM bootcode operation), for the specified GLDO charge current setting considering the VDDR capacitor is fully charged and is not discharged during the reset and shutdown events; that is, when the device is in reset / shutdown modes for only a very short period of time

⁽³⁾ Depending on VDDR capacitor voltage level.



Measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted. (4)

	PARAMETER	MIN	TYP MA	X UNIT
Start-up time (3)	Until clock is qualified		200	μs

- Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations.
- (2) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (3) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.
- (4) Tai-Saw TZ3908AAAO43 has been validated for CC2340R5 design.

8.18.3.2 48 MHz RC Oscillator (HFOSC)

Measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

	MIN TYP	MAX	UNIT
Frequency	48		MHz
Uncalibrated frequency accuracy	±3		%
Calibrated frequency accuracy (1)	±0.25		%

(1) Accuracy relative to the calibration source (HFXT)

8.18.3.3 32 kHz Crystal Oscillator (LFXT)

Measured on the CC2340R5 reference design with $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Crystal frequency		32.768		kHz
Supported crystal load capacitance	6		12	pF
ESR		30	100	kΩ

8.18.3.4 32 kHz RC Oscillator (LFOSC)

Measured on the CC2340R5 reference design with T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency	32.768 ⁽¹⁾			kHz
Temperature coefficient.	±600			ppm/°C

(1) When using LFOSC as source for the low frequency system clock (LFCLK), the accuracy of the LFCLK-derived Real Time Clock (RTC) can be improved by measuring LFOSC relative to HFXT and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

Submit Document Feedback

8.19 Peripheral Characteristics

8.19.1 UART

8.19.1.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

8.19.2 SPI

8.19.2.1 SPI Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		Primary Mode 1.71 < VDDS < 3.8			12		
fSCLK 1/tsclk	SPI clock frequency	Secondary Mode 2.7 < VDDS < 3.8			8	MHz	
		Secondary Mode VDDS < 2.7			7		
DC _{SCK}	SCK Duty Cycle		45	50	55	%	

8.19.2.2 SPI Controller Mode

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SCLK_H/}	SCLK High or Low time		(t _{SPI} /2) - 1	t _{SPI} /2	(t _{SPI} /2) + 1	ns
t _{CS.LEAD}	CS lead-time, CS active to clock		1			SCLK
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			SCLK
t _{CS.ACC}	CS access time, CS active to PICO data out				1	SCLK
t _{CS.DIS}	CS disable time, CS inactive to PICO high impedance				1	SCLK
t _{VALID.C}	PICO output data valid time ⁽¹⁾	SCLK edge to PICO valid,C _L = 20 pF			13	ns
t _{HD.CO}	PICO output data hold time ⁽²⁾	C _L = 20 pF	0			ns

⁽¹⁾ Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge

⁽²⁾ Specifies how long data on the output is valid after the output changing SCLK clock edge



8.19.2.3 SPI Timing Diagrams - Controller Mode




Figure 8-1. SPI Timing Diagram - Controller Mode, SPH = 0




Figure 8-2. SPI Timing Diagram - Controller Mode, SPH = 1

8.19.2.4 SPI Peripheral Mode

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CS.LEAD} CS lead-time, CS active to clock		1			SCLK

www.ti.com

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			SCLK
t _{CS.ACC}	CS access time, CS active to POCI data out	VDDS = 3.3V			56	ns
t _{CS.ACC}	CS access time, CS active to POCI data out	VDDS = 1.8V			70	ns
t _{CS.DIS}	CS disable time, CS inactive to POCI high inpedance	VDDS = 3.3V			56	ns
t _{CS.DIS}	CS disable time, CS inactive to POCI high inpedance	VDDS = 1.8V			70	ns
t _{SU.PI}	PICO input data setup time		30			ns
t _{HD.PI}	PICO input data hold time		0			ns
t _{VALID.P}	POCI output data valid time ⁽¹⁾	SCLK edge to POCI valid,C _L = 20 pF, 3.3V (4)			50	ns
t _{VALID.P} O	POCI output data valid time ⁽¹⁾	SCLK edge to POCI valid,C _L = 20 pF, 1.8V (4)			65	ns
t _{HD.PO}	POCI output data hold time(2)	C _L = 20 pF	0			ns

- (1) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
- (2) Specifies how long data on the output is valid after the output changing SCLK clock edge

8.19.2.5 SPI Timing Diagrams - Peripheral Mode




Figure 8-3. SPI Timing Diagram - Peripheral Mode, SPH = 0






Figure 8-4. SPI Timing Diagram - Peripheral Mode, SPH = 1

8.19.3 I²C

8.19.3.1 I2C

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP MA	X UNIT
f _{SCL}	SCL clock frequency		0	4	00 kHz
t _{HD,STA}	Hold time (repeated) START	f _{SCL} = 100kHz	4.0		μs
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100kHz	0.6		μs
t _{SU,STA}	Setup time for a repeated START	f _{SCL} = 100kHz	4.7		μs
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100kHz	0.6		μs
t _{HD,DAT}	Data hold time		0		μs
t _{SU,DAT}	Data setup time		100		μs
t _{SU,STO}	Setup time for STOP	f _{SCL} = 100kHz	4.0		μs
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100kHz	0.6		μs
t _{BUF}	Bus free time between STOP and START conditions	f _{SCL} = 100kHz	4.7		μs
t _{BUF}	Bus free time between STOP and START conditions	f _{SCL} > 100kHz	1.3		μs
t _{SP}	Pulse duration of spikes supressed by input deglitch filter		50		ns

8.19.3.2 I²C Timing Diagram




Figure 8-5. I²C Timing Diagram



8.19.4 GPIO

8.19.4.1 GPIO DC Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _A = 25 °C, V _{DDS} = 1.8 V					
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	39.08	65.84	108.9	μΑ
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	9.815	20.71	39.96	μΑ
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	0.9145	1.105	1.277	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.5891	0.752	0.9146	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.2559	0.3534	0.4401	V
T _A = 25 °C, V _{DDS} = 3.0 V					
GPIO VOH at 10 mA load	high-drive GPIOs only, max drive setting	2.466			V
GPIO VOL at 10 mA load	high-drive GPIOs only, max drive setting			0.2527	V
GPIO VOH at 2 mA load	standard drive GPIOs	2.516			V
GPIO VOL at 2 mA load	standard drive GPIOs			0.1985	V
T _A = 25 °C, V _{DDS} = 3.8 V					
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	169.5	261.5	392.7	μΑ
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	60.08	109.7	171.6	μΑ
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.757	1.983	2.27	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.262	1.515	1.791	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.3961	0.4689	0.5405	V
T _A = 25 °C				'	
VIH	Lowest GPIO input voltage reliably interpreted as a High	0.8*V _{DDS}			V
VIL	Highest GPIO input voltage reliably interpreted as a Low			0.2*V _{DDS}	V

8.19.5 ADC

8.19.5.1 Analog-to-Digital Converter (ADC) Characteristics

 T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted. (2) Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC Pov	<u>'</u>					
V _(Ax)	Analog input voltage range	All ADC analog input pins Ax	0 VDDS			V
I _(ADC) single-	Operating supply current	RES = 0x0 (12Bit mode), Fs = 1.2MSPS, Internal reference OFF (ADCREF_EN = 0), VeREF+ = VDDS		480		μA
ended mode	into VDDS terminal	RES = 0x0 (12Bit mode), Fs = 266ksps, Internal reference ON (ADCREF_EN = 0), ADCREF = 2.5V	365			μΑ
C _{I GPIO}	Input capacitance into a single terminal		5 7		pF	
R _{I GPIO}	Input MUX ON-resistance			0.5	1	kΩ
ADC Swi	tching Characteristics					
F _S ADC REF	ADC sampling frequency when using the internal ADC reference voltage	ADCREF_EN = 1, RES = 0x0 (12-bit), VDDS = 1.71V to VDDSmax			267 (1)	ksps
F _S ADC REF	ADC sampling frequency when using the internal ADC reference voltage	ADCREF_EN = 1, RES = 0x1 (10-bit), VDDS = 1.71V to VDDSmax			308 (1)	ksps
F _S ADC REF	ADC sampling frequency when using the internal ADC reference voltage	ADCREF_EN = 1, RES = 0x2 (8-bit), VDDS = 1.71V to VDDSmax			400 (1)	ksps
F _S EXTR EF	ADC sampling frequency when using the external ADC reference voltage	ADCREF_EN = 0, VeREF+ = VDDS, RES = 0x0 (12-bit), VDDS = 1.71V to VDDSmax	1.2 (1)		Msps	

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

 T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted. (2) Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
F _S EXTR EF	ADC sampling frequency when using the external ADC reference voltage	ADCREF_EN = 0, VeREF+ = VDDS, RES = 0x1 (10-bit), VDDS = 1.71V to VDDSmax	1.33 ⁽¹⁾	Msps
F _S EXTR EF	ADC sampling frequency when using the external ADC reference voltage	ADCREF_EN = 0, VeREF+ = VDDS, RES = 0x2 (8-bit), VDDS = 1.71V to VDDSmax	1.6 (1)	Msps
N _{CONVER}	Clock cycles for conversion	RES = 0x0 (12-bit)	14	cycles
N _{CONVER}	Clock cycles for conversion	RES = 0x1 (10-bit)	12	cycles
N _{CONVER}	Clock cycles for conversion	RES = 0x2 (8-bit)	9	cycles
t _{Sample}	Sampling time	RES = 0x0 (12-bit), R_S = 25 Ω , C_{pext} = 10 pF. +/- 0.5 LSB settling	250	ns
t _{VSUPPLY/} 3(sample)	Sample time required when Vsupply/3 channel is selected		20	μs
ADC Line	earity Parameters			
Eı	Integral linearity error (INL) for single-ended inputs	12-bit Mode, V _{R+} = VeREF+ = VDDS, VDDS=1.71>3.8	+/- 2	LSB
E _D	Differential linearity error (DNL)	12-bit Mode, V _{R+} = VeREF+ = VDDS, VDDS=1.71>3.8	+/- 1	LSB
Eo	Offset error	12-bit Mode, External reference, V _{R+} = VeREF+ = VDDS, VDDS=1.71->3.8	1.98	LSB
Eo	Offset error	12-bit Mode, Internal reference, V _{R+} = ADCREF = 2.5V	1.02	LSB
E _G	Gain error	External Reference, V _{R+} = VeREF+ = VDDS , VDD= 1.71>3.8	+/- 2	LSB
E _G	Gain error	Internal reference, V _{R+} = ADCREF = 2.5V	+/- 40	LSB
ADC Dyn	amic Parameters			
ENOB	Effective number of bits	ADCREF_EN = 0, VeREF+ = VDDS =3.3V, VeREF-=0V, RES = 0x2 (8-bit)	8	bit
ENOB	Effective number of bits	ADCREF_EN = 0, VeREF+ = VDDS =3.3V, VeREF-=0V, RES = 0x1 (10-bit)	9.9	bit
ENOB	Effective number of bits	ADCREF_EN = 0, VeREF+ = VDDS =3.3V, VeREF-=0V, RES = 0x0 (12-bit)	11.2	bit
ENOB	Effective number of bits	ADCREF_EN = 1, ADCREF_VSEL = {2.5V, 1.4V}, RES = 0x2 (8-bit)	8	bit
ENOB	Effective number of bits	ADCREF_EN = 1, ADCREF_VSEL = {2.5V, 1.4V} , RES = 0x1 (10-bit)	9.6	bit
ENOB	Effective number of bits	ADCREF_EN = 1, ADCREF_VSEL = {2.5V, 1.4V}, RES = 0x0 (12-bit)	10.4	bit
ENOB	Effective number of bits	VDDS reference, RES = 0x0 (12-bit)	11.2	bit
SINAD	Signal-to-noise and distortion ratio	ADCREF_EN = 0, VeREF+ = VDDS =3.3V, VeREF-=0V, RES = 0x0 (12-bit)	69.18	dB
SINAD	Signal-to-noise and distortion ratio	ADCREF_EN = 1, ADCREF_VSEL = {2.5V, 1.4V}, RES = 0x0 (12-bit)	64.37	dB
SINAD	Signal-to-noise and distortion ratio	VDDS reference, RES = 0x0 (12-bit)	69.18	dB
ADC Exte	ernal Reference	-		
EXTREF	Positive external reference voltage input	ADCREF_EN=0, ADC reference sourced from external reference pin (VeREF+)	1.4 VDDS	V
EXTREF	Negative external reference voltage input	ADCREF_EN=0, ADC reference sourced from external reference pin (VeREF-)	0	V



 T_c = 25 °C, V_{DDS} = 3.0 V, unless otherwise noted.⁽²⁾

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ADC Internal Input: V _{SUPPLY} / 3 Accurac y	V _{supply} voltage divider accuracy for supply monitoring	ADC input channel: Vsupply monitor	+/- 1		%
ADC Internal Input: I _{Vsupply / 3}	V _{supply} voltage divider current consumption	ADC input channel Vsupply monitor. V _{supply} =VDDS=3.3V	10		μА
ADC Inte	rnal and VDDS Reference				
VDDSR EF	Positive ADC reference voltage	ADC reference sourced from VDDS	VDDS		V
ADCRE	Internal ADC Reference	ADCREF_EN = 1, ADCREF_VSEL = 0, VDDS = 1.71V - VDDSmax	1.4		V
F	Voltage	ADCREF_EN = 1, ADCREF_VSEL = 1, VDDS = 2.7V - VDDSmax	2.5		V
I _{ADCREF}	Operating supply current into VDDA terminal with internal reference ON	ADCREF_EN = 1, VDDA = 1.7V to VDDAmax, ADCREF_VSEL = {0,1}	80		μА
t _{ON}	Internal ADC Reference Voltage power on-time	ADCREF_EN = 1	2		μs

⁽¹⁾ Measured with 48MHz HFOSC

⁽²⁾ Using IEEE Std 1241-2010 for terminology and test methods



8.19.6 Comparators

8.19.6.1 Ultra-low power comparator $T_c = 25 \, ^{\circ}\text{C}$, $V_{DDS} = 3.0 \, \text{V}$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		V_{DDS}	V
Clock frequency			32		KHz
Voltage Divider Accuracy	Input voltage range is between VDDS/4 and VDDS		98		%
Offset	Measured at V _{DDS} / 2 (Errors seen when using two external inputs)		+/- 27.3		mV
Decision time	Step from –50 mV to 50 mV		1	3	Clock Cycle
Comparator enable time	COMP_LP disable → enable, VIN+, VIN- from pins,Overdrive ≥ 20 mV		70		μs
Current consumption	Including using VDDS/2 as internal reference at VIN- comparator terminal		270		nA



9 Detailed Description

9.1 Overview

Section 4 shows the core modules of the CC2340R5 device.

9.2 System CPU

The CC2340R5 SimpleLink™ Wireless MCU contains an Arm® Cortex®-M0+ system CPU, which runs the application, the protocol stacks, and the radio. The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier. The Cortex-M0+ processor offers multiple benefits to developers including:

- Ultra-low power, energy efficient operation
- Deterministic, high-performance interrupt handling for time-critical applications
- Upward compatibility with the Cortex-M processors family

The Cortex-M0+ processor provides the excellent performance expected of a modern 32- bit architecture core, with higher code density than other 8-bit and 16-bit microcontrollers. Its features include the following:

- ARMv6-M architecture optimized for small-footprint embedded applications
- Subset of Arm Thumb/Thumb-2 mixed 16- and 32-bit instructions delivers the high performance expected of a 32-bit Arm
- Single-cycle multiply instruction
- VTOR supporting offset of the vector table base address
- Serial Wire debug with HW break-point comparators
- Ultra-low-power consumption with integrated sleep modes
- SysTick timer
- 48 MHz operation
- 0.99 DMIPS/MHz

Additionally, the CC2340Rx devices are compatible with all ARM tools and software.

Submit Document Feedback



9.3 Radio (RF Core)

The low-power RF Core (LRF) implements a high performance and highly flexible RF sub system containing RF and baseband circuitry in addition to a software defined digital radio (LRFD). LRFD provides a high-level, command-based API to the main CPU and handles all of the timing critical and low-level details of many different radio PHYs. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

The software-defined modem is not programmable by customers but is instead loaded with pre-compiled images provided in the radio driver in the SimpleLink™ CC23xx software development kit (SDK). This mechanism allows the radio platform to be updated for support of future versions of standards with over-the-air (OTA) updates while still using the same silicon. LRFD stores the code images in the RF SRAM and does not make use of any ROM memory, thus image loading from NV memory only occurs once after boot and also, no patching is required when exiting power modes.

9.3.1 Bluetooth 5.3 Low Energy

The RF Core offers full support for Bluetooth 5.3 Low Energy, including the high-speed 2 Mbps physical layer and the 500 kbps and 125 kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.3 stack or through a high-level Bluetooth API.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.3 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2 Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.3 enables fast, reliable firmware updates.

9.3.2 802.15.4 (Thread and Zigbee)

Through a dedicated IEEE radio API, the RF sub-system supports the 2.4-GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in Thread and Zigbee protocols. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

9.4 Memory

The 512 KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is in-system programmable and erasable. A special flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static 36 KB RAM (SRAM) can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. System SRAM is always initialized to zeroes upon code execution during boot.

The ROM includes device bootcode firmware handling initial device trimming operations, security configurations and device lifecycle management. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.



9.5 Cryptography

The CC2340R5 device comes with AES-128 cryptography hardware accelerator, reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations run in a background hardware thread. The AES hardware accelerators supports the following block cipher modes and message authentication codes:

- AES ECB encrypt
- AES CBC encrypt
- AES CTR encrypt/decrypt
- AES CBC-MAC
- AES GCM
- AEC CCM (uses a combination of CTR + CBC-MAC hardware via software drivers)

The AES hardware accelerator can be fed with plaintext/ciphertext from either CPU or using DMA. Sustained throughput of one 16 byte ECB block per 23 cycles is possible corresponding to > 30 Mbps.

The CC2340R5 device supports Random Number Generation (RNG) using on-chip analog noise as the non-deterministic noise source for the purpose of generating a seed for a cryptographically secure counter deterministic random bit generator (CTR-DRBG) that in turn is used to generate random numbers for keys, initialization vectors (IVs), and other random number requirements. Hardware acceleration of AES CTR-DRBG is supported.

The CC2340R5 device includes a complete SHA 256 library in ROM, reducing the code footprint of the application. Uses cases may include generating digests for use in digital signature algorithms, data integrity checks, and password storage.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform.

9.6 Timers

A large selection of timers are available as part of the CC2340R5 device. These timers are:

Real-Time Clock (RTC)

The RTC is a 67-bit, 2-channel timer running on the LFCLK system clock. The RTC is active in STANDBY and ACTIVE power states. When the device enters the RESET or SHUTDOWN state the RTC is reset.

The RTC accumulates time elapsed since reset on each LFCLK. The RTC counter is incremented by LFINC at a rate of 32.768 kHz. LFINC indicates the period of LFCLK in µs, with an additional granularity of 16 fractional bits.

The counter can be read from two 32-bit registers. RTC.TIME8U has a range of approximately 9.5 hours with an LSB representing 8 microseconds. RTC.TIME524M has a range of approximately 71.4 years with an LSB representing 524 milliseconds.

There is hardware synchronization between the system timer (SYSTIM) and the RTC so that the multichannel and higher resolution SYSTIM remain in synchronization with the RTC's time base.

The RTC has two channels: one compare channel and one capture channel and is capable of waking the device out of the standby power state. The RTC compare channel is typically used only by system software and only during the standby power state.

System Timer (SYSTIM)

The SYSTIM is a 34-bit, 5-channel wrap-around timer with a per-channel selectable 32b slice with either a 1 us resolution and 1h11m35s range or 250 ns resolution and 17m54s range. All channels support both capture and single-shot compare (posting an event) operation. One channel is reserved for system software, three channels are reserved for radio software and one channel is freely available to user applications.

For software convenience a hardware synchronization mechanism automatically ensures that the RTC and SYSTIM share a common time base (albeit with different resolutions/spans). Another software convenience

feature is that SYSTIM qualifies any submitted compare values so that the timer channel will immediately trigger if the submitted event is in the immediate past (4.294s with 1 us resolution and 1.049s with 250 ns resolution).

General Purpose Timers (LGPT)

The CC2340R5 device provides four LGPTs with 3 × 16 bit timers and 1× 24 bit timer, all running on up to 48 MHz. The LGPTs support a wide range of features such as:

- 3 capture/compare channels
- One-shot or periodic counting
- Pulse width modulation (PWM)
- Time counting between edges and edge counting
- Input filter implemented on each of the channels for all timers
- IR generation feature available on Timer-0
- Dead band feature available on Timer-1

The timer capture/compare and PWM signals are connected to IOs via IO controller module (IOC) and the internal timer event connections to CPU, DMA and other peripherals are via the event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. Two LGPTs (2× 16 bit timers) supports quadrature decoder mode to enable buffered decoding of quadrature-encoded sensor signals. The LGPTs are available in device Active and Idle power modes.

Feature Timer 1 Timer 3 Timer 0 Timer 2 Counter Width 16-bit counter width 24-bit counter width 24-bit counter width 24-bit counter width Yes Quadrature Decoder Nο Park Mode on Fault No Yes No No Programmable Dead-Nο Yes Nο No **Band Insertion**

Table 9-1. Timer Comparison

Watchdog timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. Upon counter expiry, the watchdog timer resets the device when periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 32 kHz clock rate and operates in device active, idle, and standby modes and cannot be stopped once enabled.

9.7 Serial Peripherals and I/O

The CC2340R5 device provides 1xUART, 1xSPI and 1xI2C serial peripherals

The SPI module supports both SPI controller and peripheral up to 12 MHz with configurable phase and polarity.

The UART module implement universal asynchronous receiver and transmitter functions. They support flexible baud-rate generation up to a maximum of 3 Mbps and IRDA SIR mode of operation.

The I2C module is used to communicate with devices compatible with the I^2C standard. The I^2C interface can handle 100 kHz and 400 kHz operation, and can serve as both controller and target.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a fixed manner over DIOs. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull, open-drain, or open source. Some GPIOs have high-drive capabilities, which are marked in **bold** in Section 7.

For more information, see the CC23xx SimpleLink™ Wireless MCU Technical Reference Manual.



9.8 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2340R5 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

9.9 µDMA

The device includes a direct memory access (μ DMA) controller. The μ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform a transfer between memory and peripherals. The μ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Channel operation of up to 8 channels, with 6 channels having dedicated peripheral interface and 2 channels having ability to be triggered via configurable events.
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- · Data sizes of 8, 16, and 32 bits
- · Ping-pong mode for continuous streaming of data

9.10 Debug

On-chip debug is supported through the serial wire debug (SWD) interface, which is an ARM bi-directional 2-wire protocol that communicates with the JTAG Test Access Port (TAP) controller and allows for complete debug functionality. SWD is fully compatible with Texas Instruments' XDS family of debug probes.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.11 Power Management

To minimize power consumption, the CC2340R5 supports a number of power modes and power management features (see Table 9-2).

	Table	9-2. Power Modes									
MODE	SOFTW	SOFTWARE CONFIGURABLE POWER MODES (1)									
MODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD						
СРИ	Active	Off	Off	Off	Off						
Flash	On	Available	Off	Off	Off						
SRAM	On	On	Retention	Off	Off						
Radio	Available	Available	Off	Off	Off						
Supply System	On	On	Duty Cycled	Off	Off						
CPU register retention	Full	Full	Full ⁽²⁾	No	No						
SRAM retention	Full	Full	Full	Off	Off						
48 MHz high-speed clock (HFCLK)	HFOSC (tracks HFXT)	HFOSC (tracks HFXT)	Off	Off	Off						
32 kHz low-speed clock (LFCLK)	LFXT or LFOSC	LFXT or LFOSC	LFXT or LFOSC	Off	Off						
Peripherals	Available	Available	IOC, BATMON, RTC, LPCOMP	Off	Off						
Wake-up on RTC	N/A	Available	Available	Off	Off						
Wake-up on pin edge	N/A	Available	Available	Available	Off						
Wake-up on reset pin	On	On	On	On	On						
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off						
Power-on reset (POR)	On	On	On	On	On						
Watchdog timer (WDT)	Available	Available	Available	Off	Off						

Table 9-2 Power Modes

In the **Active** mode, both of MCU and AON power domains are powered. Clock gating is used to minimize power consumption. Clock gating to peripherals/subsystems is controlled manually by the CPU..

In **Idle** mode the CPU is in sleep but selected peripherals and subsystems (such as the radio) can be active. Infrastructure (Flash, ROM, SRAM, bus) clock gating is possible depending on state of the DMA and debug subsystem.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or comparator event (LP-COMP) is required to bring the device back to active mode. Pin Reset will also drive the device from Standby to Active. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset, or thermal shutdown reset, by reading the reset status register. The only state retained in this mode are the latched I/O state, 3V register bank, and the flash memory contents.

^{(1) &}quot;Available" indicates that the specific IP or feature can be enabled by user application in the corresponding device operating modes. "On" indicates that the specific IP or feature is turned on irrespective of the user application configuration of the device in the corresponding device operating mode. "Off" indicates that the specific IP or feature is turned off and not available for the user application in the corresponding device operating mode.

⁽²⁾ Software-based retention of CPU registers with context save and restore when entering and exiting standby power mode



Note

The power, RF and clock management for the CC2340R5 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2340R5 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with FreeRTOS, device drivers, and examples are offered free of charge in source code.

9.12 Clock Systems

The CC2340R5 device has the following internal system clocks.

The 48 MHz HFCLK is used as the main system (MCU and peripherals) clock. This is driven by the internal 48 MHz RC Oscillator (HFOSC), which can track its accuracy against an external 48 MHz crystal (HFXT). Radio operation requires an external 48 MHz crystal.

The 32.768 kHz LFCLK is used as the internal low-frequency system clock. It is used for the RTC, the watchdog timer (if enabled in standby power mode), and to synchronize the radio timer before or after Standby power mode. LFCLK can be driven by the internal 32.8 kHz RC Oscillator (LFOSC), a 32.768 kHz watch-type crystal, or clock input in LFXT bypass mode. When using a crystal or the internal RC oscillator, the device can output the 32 kHz LFCLK signal to other devices, thereby reducing the overall system cost.

9.13 Network Processor

Depending on the product configuration, the CC2340R5 device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC - with the application and protocol stack running on the system CPU inside the device).

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



10 Application, Implementation, and Layout

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC2340R5 device.

Special attention must be paid to RF component placement, decoupling capacitors and DCDC regulator components, as well as ground connections for all of these.

LP-EM-CC2340R5 Design Files

The CC2340R5 LaunchPad Design Files contain detailed schematics and layouts to build application specific boards using the CC2340R5 device.

Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169 MHz to 2.4 GHz, including:

- PCB antennas
- Helical antennas
- · Chip antennas
- Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.



10.2 Junction Temperature Calculation

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see Semiconductor and IC Package Thermal Metrics.

There are two recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_I = \psi_{\rm IT} \times P + T_{\rm case} \tag{1}$$

2. From board temperature:

$$T_I = \psi_{\rm IB} \times P + T_{\rm board} \tag{2}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in *Thermal Resistance Characteristics*.

Example:

In this example, we assume a simple use case where the radio is transmitting continuously at 0 dBm output power. Let us assume we want to maintain a junction temperature equal or less than 85 $^{\circ}$ C and the supply voltage is 3 V. Using Equation 1, the temperature difference between the top of the case and junction temperature is calculated. To calculate P, look up the current consumption for Tx at 85 $^{\circ}$ C. At 85 $^{\circ}$ C the current consumption is approximately 5.5 mA. This means that P is 5.5 mA \times 3 V = 16.5 mW.

The maximum case temperature to maintain and junction temperature of 85 °C is then calculated as:

$$T_{\text{case}} < T_i - 0.4^{\circ C} /_W \times 23.4 mW = 84.99^{\circ} C$$
 (3)

For various application use cases current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, and so on. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in the Measuring CC13xx and CC26xx Current Consumption application report.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

11.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and/or date-code. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, X is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RHB*).

For orderable part numbers of devices in the RHB (5-mm x 5-mm) package type, see the *Package Option Addendum* of this document, the Device Information in Section 3, the TI website (www.ti.com), or contact your TI sales representative.




Figure 11-1. Device Nomenclature

11.2 Tools and Software

The CC2340R5 device is supported by a variety of software and hardware development tools.

Development Kit

CC2340R5 LaunchPad™ Development Kit

The CC2340R5 LaunchPad™ Development Kit enables development of high-performance wireless applications that benefit from low-power operation. The kit features the CC2340R5 SimpleLink Wireless MCU, which allows you to quickly evaluate and prototype 2.4-GHz wireless applications such as Bluetooth 5 Low Energy, Zigbee and Thread, plus combinations of these. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display and more.



Software

SimpleLink™ CC23xx software development kit (SDK)

The SimpleLink CC23xx software development kit (SDK) provides a complete package for the development of wireless applications on the CC23xx family of devices. The SDK includes a comprehensive software package for the CC2340R5 device, including the following protocol stacks:

• Bluetooth Low Energy 4 and 5.3

The SimpleLink CC23xx SDK is part of Tl's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit https://www.ti.com/simplelink.

Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace™ software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and build CCS and Energia™ projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values is now supported with CCS Cloud.

IAR Embedded Workbench® for Arm®

IAR Embedded Workbench[®] is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet[™] and Segger J-Link[™]. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK.

A 30-day evaluation or a 32 KB size-limited version is available through iar.com.

SmartRF™ Studio

SmartRF™ Studio is a Windows® application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests send and receive packets between nodes
- · Antenna and radiation tests set the radio in continuous wave TX and RX states
- · Export radio configuration code for use with the TI SimpleLink SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

CCS UniFlash

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.



11.2.1 SimpleLink™ Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

11.3 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder (CC2340R5). In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

TI Resource Explorer

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

Errata

CC2340R5 Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

Application Reports

All application reports for the CC2340R5 device are found on the device product folder (CC2340R5).

Technical Reference Manual (TRM)

CC23xx SimpleLink™ Wireless MCU TRM

The TRM provides a detailed description of all modules and peripherals available in the device family.

11.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

SimpleLink™, LaunchPad™, Code Composer Studio™, EnergyTrace™, and TI E2E™ are trademarks of Texas Instruments.

I-jet[™] is a trademark of IAR Systems AB.

J-Link[™] is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm® and Cortex® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. Bluetooth® is a registered trademark of Bluetooth SIG.

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

All trademarks are the property of their respective owners.



11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 5-Aug-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CC2340R52E0RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR	-40 to 125	CC2340 R52	Samples
CC2340R52E0RKPR	ACTIVE	VQFN	RKP	40	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	CC2340 R52	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 5-Aug-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	l .	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2340R52E0RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CC2340R52E0RKPR	VQFN	RKP	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2340R52E0RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
CC2340R52E0RKPR	VQFN	RKP	40	3000	367.0	367.0	35.0


5 x 5, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




Instruments www.ti.com



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated