EXAS ISTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS044C – Revised September 2003

CMOS Low-Power Monostable/Astable **Multivibrator**

High Voltage Types (20-Volt Rating)

CD4047B consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external counting options.

Inputs include <u>+ TRIGGER</u>, -TRIGGER, ASTABLE, ASTABLE, RETRIGGER, and EXTERNAL RESET. Buffered outputs are Q, Q, and OSCILLATOR. In all modes of operation, and external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals.

Astable operation is enabled by a high level on the ASTABLE input or a low level on the ASTABLE input, or both. The period of the square wave at the Q and \overline{Q} Outputs in this mode of operation is a function of the external components employed. "True" input pulses on the ASTABLE input or "Complement" pulses on the ASTABLE input allow the circuit to be used as a gatable multivibrator. The OSCILLATOR output period will be half of the Q terminal output in the astable mode. However, a 50% duty cycle is not guaranteed at this output.

The CD4047B triggers in the monostable mode when a positive-going edge occurs on the + TRIGGER-input while the -TRIGGER is held low. Input pulses may be of any duration relative to the output pulse.

If retrigger capability is desired, the RETRIGGER input is pulsed. The retriggerable mode of operation is limited to positive-going edge. The CD4047B will retrigger as long as the RETRIGGER-input is high, with or without transitions (See Fig. 34).

An external countdown option can be implemented by coupling "Q" to an external "N" counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator.

A high level on the EXTERNAL RESET input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse at any time. For monostable operation, whenever V_{DD} is applied, an internal power-on reset circuit will clock the Qoutput low within one output period (t_M).

The CD4047B-Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- Low power consumption: special CMOS
- Monostable (one-shot) or astable (free-running) operation
- .
- Buffered inputs
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings Meets all requirements of JEDEC
- Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Monostable Multivibrator Features:

- Positive- or negative-edge trigger Output pulse width independent of
- trigger pulse duration
- Long pulse widths possible using small RC components by means of exter-
- Fast recovery time essentially independent of pulse width
- duty cycles approaching 100%

Astable Multivibrator Features:

- Free-running or gatable operating modes
- 50% duty cycle

CD4047B Types



- oscillator configuration
- True and complemented buffered outputs
- Only one external R and C required
- 100% tested for guiescent current at 20 V

- Retriggerable option for pulse width expansion
- Internal power-on reset circuit
- nal counter provision
- Pulse-width accuracy maintained at

VDD OSC OUT 13 **R-C COMMON** RETRIGGER 12 ASTABLE <u>_</u> п ASTABLE ___Q 10 EXT. RESET TRIGGER 6 9 Vss 8 TOP VIEW 9205-21431RI **Terminal Diagram**

- Oscillator output available
- Good astable frequency stability: Frequency deviation:
 - = ± 2% + 0.03%/°C @ 100 kHz = ±0.5% +0.015%/°C @ 10 kHz (circuits "trimmed" to frequency $V_{DD} = 10 V \pm 10\%$

Applications:

Digital equipment where low-power dissipation and/or high noise immunity are primary design requirements:

- Envelope detection
- Frequency multiplication
- Frequency division
- Frequency discriminators
- Timing circuits
- Time-delay applications

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS MIN, MAX. 3 18	ITS	UNITS
		UNHS	
Supply-Voltage Range (For T _A = Full Package-Temperature Range)	3	18	v
NOTE: IF AT 15 V OPERATION A 10 MQ RESISTOR IS USED T TEMPERATURE SHOULD BE BETWEEN -25°C and 10		RATING	

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD})
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (T _{sto})
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max


CD4047B	FUN	CTIONA	L TERMINA	L CONNEC	TIONS		
NOTE: IN	ALL	CASES	EXTERNAL	RESISTOR	BETWEEN	TERMINALS 2	AND 3
			EXTERNAL	CAPACITO	R BETWEE	IN TERMINALS	5 1 AND 3


		AL CONNE	CTIONS	OUTPUT	OUTPUT PERIOD
FUNCTION	to v _{DD}	to v _{ss}	INPUT TO	PULSE FROM	OR PULSE WIDTH
Astable Multivibrator:					
Free Running	4,5,6,14	7,8,9,12		10,11,13	t_{Δ} (10,11) = 4.40 RC
True Gating	4,6,14	7,8,9,12	5	10,11,13	$t_A (10,11) = 4.40 \text{ RC}$ $t_A (13) = 2.20 \text{ RC}^{\#}$
Complement Gating	6,14	5,7,8,9,12	4	10,11,13	
Monostable Multivibrator:					
Positive-Edge Trigger	4,14	5,6,7,9,12	8	10,11	9
Negative-Edge Trigger	4,8,14	5,7,9,12	6	10,11	t_{M} (10,11) = 2.48 RC
Retriggerable	4,14	5,6,7,9	8,12	10,11	
External Countdown*	14	5,6,7,8,9,12	_	10,11	1

A See Text.

* First positive $\frac{1}{2}$ cycle pulse-width = 2.48 RC, see Note on Page 3-134.

* Input Pulse to Reset of External Counting Chip External Counting Chip Output To Terminal 4










Fig. 3-Detail logic diagram for flip-flops FF1 and FF3 (a) and for flip-flops FF2 and FF4 (b).



STATIC ELECTRICAL CHARACTERISTICS

٢


CHARAC- TERIS-	co	NDITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)									
TICS	vo	VIN	VDD				. 1		+ 25		UNITS		
	(v)	(V)	(V)	-55	-40	+ 85	+ 125	Min.	Тур.	Max.	1		
Quiescent	—	0,5	5	1	1	-30	30	-	0.02	1			
Device Cur-	—	0,10	10	2	2	60	60		0.02	2			
rent, I _{DD}	—	0,15	15	4	4	120	120	_	0.02	4	μΑ ΄		
Max.	—	0,20	20	20	20	600	600	_	0.04	20	1		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-			
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		1		
Current I _{OL} Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	1		
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—]		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—]		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-]		
Output Volt-	- 1	0,5	5		0.0)5		_	0	0.05			
age: Low-		0,10	10		0.0	05			0	0.05			
Level V _{OL} Max.		0,15	15		0.0	05	- : ¹	—	. 0	0.05			



92CS - 243198


STATIC ELECTRICAL CHARACTERISTICS (CONTINUED)

CHARAC-	CO	DITIO	NS	LIMI	TS AT IP	'ED TEN	PERA				
TICS	Vo	VIN	VDD						UNITS		
	(V)	(V)	(V)	-55	-40	+ 85	+ 125	Min.	Typ.	Max.	
Output Volt-		0.5	5		4.95				5		
age: High-	_	0,10	10		9.95				10	_	
Level, V _{OH} Min.		0,15	15		14.	95		14.95	15	-	. V
Input Low	0.5,4.5	—	5		1.	5		_		1.5	
Voltage, V _{IL}	_1,9	—	10		3			_	_	3	
Max.	1.5,13.5	—	15		4			_	—	4	v
Input High	0.5,4.5	—	5		3.	5		3.5	_		
Voltage,	Voltage, 1.9 -		10		7			7	—	-	
V _{IH} Min.	1.5,13.5	-	15		11			11	—		
Input Cur- rent I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1		± 10 ⁵	±0.1	μΑ




DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25° C; Input t, t = 20 ns, $C_{\rm L} = 50 \ pF, R_{\rm L} = 200 \ k\Omega$

CHARACTERISTIC	Vod (V)		LIMITS		UNITS
	VDD (V)	MIN.	TYP.	MAX.	UNITS
Propagation Delay Time, teht, telh	5		200	400	
Astable, Astable to Osc. Out	10	-	100	200	
	15	-	80	160	
	5	-	350	700	1
Astable, Astable to Q, Q	10	_	. 175	350	
	15		125	250	
	5		500	1000	1 E
+ or - Trigger to Q, Q	10	-	225	450	
	15	-	150	300	
	5		300	600	1
Retrigger to Q, Q	10	-	150	300	1
	15	_	100	200	
	5		250	500	1
External Reset to Q, Q	10	_	100	200	ns
	15	_	70	140	1
Transition Time, tTHL, tTLH	5		100	200	1
Osc. Out, Q, Q	10	—	50	100	
	15	-	40	80	
Minimum Input Pulse	5		200	400	1
Width, tw	10	-	80	160	
+ Trigger, - Trigger	15	-	50	100	l .
	5		100	200	
Reset	10	-	50	100	
	15	-	30	60	
	5	-	300	600	
Retrigger	10	_	115	230	
	15	_	75	150	
Input Rise and Fall Time, t,tr			1		
All Trigger Inputs		1			
For + Trigger: tr	5	- 1	270	_	
t, only is unlimited	10	_	18	- 1	
	15	- 1	9	- 1	μs
For - Trigger: t	5		325	<u> </u>	, , , , , , , , , , , , , , , , , , ,
tronly is unlimited	10		9	_	
	15	_	4	_	
Q or Q Deviation from 50%	5		±0.5	±1	
Duty Factor	10	-	±0.5	±1	%
	15	_	±0.1	±0.5	
Input Capacitance, CIN	Any Input		5	7.7	pF



18 20 9205-32940







Fig. 13—Typical astable oscillator or Q, Q period accuracy vs. supply voltage.






Fig. 26—Typical power dissipation vs. output frequency ($V_{DD} = 5 V$).




Fig. 29—Quiescent device current test circuit.

1. Astable Mode Design Information

A. Unit-to-Unit Transfer-Voitage Variations — The following analysis presents variations from unit to unit as a function of transfer-voltage (VTR) shift $(33\% - 67\% V_{DD})$ for free-running (astable) operation.

TERMINAL IS II 12 II 12
TERMINAL IO
$$1a/2$$
 $3a/2$
 $a = 1a$
 92 CS 20027
Fig. 32—Astable mode waveforms

$$t_1 = -RC \ln \frac{V_{TR}}{V_{DD} + V_{TR}};$$

typically,
$$t_{\uparrow} = 1.1 \text{ RC}$$

$$t_2 = -RC \ln \frac{v_{DD} - v_{TR}}{2V_{DD} - V_{TR}};$$

typically, $t_2 = 1.1 RC$

. .

$$t_A = 2(t_1 + t_2)$$

$$= -2 \text{ RC In} \frac{(V_{\text{TR}})(V_{\text{DD}} - V_{\text{TR}})}{(V_{\text{DD}} + V_{\text{TR}})(2V_{\text{DD}} - V_{\text{TR}})}$$




Fig. 27—Typical power dissipation vs. output frequency ($V_{DD} = 10$ V).




Fig. 28—Typical power dissipation vs. output frequency ($V_{DD} = 15$ V).





Fig. 30—Input-voltage test circuit.

Typ: $V_{TR} = 0.5 V_{DD}$	t _A = 4.40 RC
Min: VTR = 0.33 VDD	t _A = 4.62 RC
Max: VTR = 0.67 VDD	t _A = 4.62 RC

thus if $f_A = 4.40 \text{ RC}$ is used, the variation will be +5%, -0% due to variations in transfer voltage.

B. Variations Due to V_{DD} and Temperature Changes — In addition to variations from unit to unit, the astable period varies with V_{DD} and temperature. Typical variations are presented in praphical form in Figs.11 to 16 with 10.37 as reference for voltage variations curves and 25°C as reference for temperature variations curves.

II. Monostable Mode Design information The following analysis presents variations from unit to unit as a function of transfer-voltage (V_{TR}) shift (33% - 67% V_{DD}) for one-shot (monostable) operation.








Fig. 31—Input-leakage-current test circuit.

$$V_1' = -RC \ln \frac{V_{TR}}{2V_{DD}}$$

typically, t₁' = 1.38 RC

$$t_{M} = (t_{1'} + t_{2})$$

$$t_{M} = -RC \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(2V_{DD} - V_{TR})(2V_{DD})}$$

where $t_M = Monostable mode pulse width. Values for <math>t_M$ are as follows:

Typ: V _{TR} = 0.5 V _{DD}	t _M = 2.48 RC
Min: V _{TR} = 0.33 V _{DD}	t _M = 2.71 RC
Max: VTP = 0.67 VDD	t _M = 2.48 RC

thus is $t_{M}=2.48\,\text{RC}$ is used, the variation will be $+\,9.3\%,\,-0\%$ due to variations in transfer voltage.

Note:

In the astable mode, the first positive half cycle has a duration of t_M ; succeeding durations are $t_A/2$.

In addition to variations from unit to unit, the monostable pulse width varies with VDD and temperature. These variations are presented in graphical form in Fig. 19 to 26 with 10 V as reference for voltage-variation curves and 25°C as reference for temperature-variation curves.

III. Retrigger Mode Operation

The CD4047B can be used in the retrigger mode to extend the output-pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to terminal 12, and the output is taken from terminal 10 or 11. As shown in Fig. 34 normal monostable action is obtained when one retrigger pulse is applied. Extended pulse duration is obtained when more than one pulse is applied. larger than the CMOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted.

The recommended values for these components to maintain agreement with




Fig. 34—Retrigger-mode waveforms.

For two input pulses, $t_{RE} = t_1' + t_1 + 2t_2$. For more than two pulses, the output pulse width is an integral number of time periods, with the first time period being $t_1' + t_2$, typically, 2.48RC, and all subsequent time periods being $t_1 + t_2$, typically, 2.2RC.

IV. External Counter Option


88

Time t_M can be extended by any amount with the use of external counting cir-

cuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig. 35. The pulse duration at the output is

$$t_{ext} = (N - 1)(t_A) + (t_M + t_A/2)$$

where t_{ext} = pulse duration of the circultry, and N is the number of counts used.



V. Timing-Component Limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i.e. the parallel resistance of the capacitor should be at least an order of magnitude greater than the external resistor used). There is no upper or lower limit for either R or C value to maintain oscillation.

However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account). R must be much previously calculated formulas without trimming should be:

 $C \ge 100 \text{ pF}$, up to any practical value, for astable modes;

 $C \ge 1000 \text{ pF}$, up to any practical value for monostable modes.

VI. Power Consumption

 $10 \text{ kQ} \leq \text{R} \leq 1 \text{ MQ}$

in the standby mode (Monostable or Astable), power dissipation will be a func-

tion of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formulae:

Astable Mode:

 $P = 2CV^2f$. (Output at terminal No. 13) $P = 4CV^2f$. (Output at terminal Nos. 10 and 11)


Monostable Mode:

$$P = \frac{(2.9CV^2) \text{ (Duty Cycle)}}{T}$$

(Output at terminal Nos. 10 and 11)

The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and voltage used, the closer the actual power dissipation will be to the calculated value.

Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). See Figs. 27, 28, and 29 for typical power consumption in astable mode.



Chip dimensions and pad layout for CD4047B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
8102001CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102001CA CD4047BF3A	Samples
CD4047BD3	ACTIVE	CDIP SB	JD	14	24	Non-RoHS & Non-Green	AU	N / A for Pkg Type	-55 to 125	CD4047BD/3	Samples
CD4047BE	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4047BE	Samples
CD4047BEE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4047BE	Samples
CD4047BF	ACTIVE	CDIP	J	14	25	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	CD4047BF	Samples
CD4047BF3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102001CA CD4047BF3A	Samples
CD4047BM96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BM96G4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BNSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047B	Samples
CD4047BPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM047B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4047B, CD4047B-MIL :

- Catalog : CD4047B
- Military : CD4047B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4047BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	CD4047BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
	CD4047BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4047BM96	SOIC	D	14	2500	356.0	356.0	35.0
CD4047BNSR	SO	NS	14	2000	356.0	356.0	35.0
CD4047BPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

20-Jun-2023

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4047BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4047BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4047BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4047BEE4	N	PDIP	14	25	506	13.97	11230	4.32

JD (R-CDIP-T14)

CERAMIC SIDE-BRAZE DUAL-IN-LINE



- NOTES:
- All linear dimensions are in inches (millimeters). Α. B. This drawing is subject to change without notice.

 - C. Controlling dimension: inch.
 - D. Leads within 0.005 (0,13) radius of true position (TP) at gage plane with maximum material condition and unit installed.
 - Ε Angle applies to spread leads prior to installation.
 - F Outlines on which the seating plane is coincident with the plane (standoff = 0), terminals lead standoffs are not required, and lead shoulder may equal lead width along any part of the lead above the seating/base plane.
- G Body width does not include particles of packing materials.
- Η. A visual index feature must be located within the cross-hatched area.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated