SCHS298B - APRIL 2000 - REVISED MARCH 2003

- Inputs Are TTL-Voltage Compatible
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection per MIL-STD-883, Method 3015

CD54ACT161 . . . F PACKAGE CD74ACT161 . . . E OR M PACKAGE (TOP VIEW) CLR [16 V_{CC} CLK 2 15 RCO A 🛮 3 14 🛮 Q_A B 🛮 4 13 🛛 Q_B C [5 12 Q_C DΠ 6 11 Q_D 10 ENT ENP II 7 9 LOAD GND 8

description/ordering information

The 'ACT161 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These devices are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is asynchronous. A low level at the clear ($\overline{\text{CLR}}$) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load ($\overline{\text{LOAD}}$), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15, with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

ORDERING INFORMATION

TA	PAC	KAGEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74ACT161E	CD74ACT161E
_55°C to 125°C	SOIC - M	Tube	CD74ACT161M	ACT161M
-55 6 10 125 6	SOIC - W	Tape and reel	CD74ACT161M96	ACTION
	CDIP – F	Tube	CD54ACT161F3A	CD54ACT161F3A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHS298B - APRIL 2000 - REVISED MARCH 2003

FUNCTION TABLE


		IN	IPUTS			OUT	FUNCTION		
CLR	CLK	CLK ENP		LOAD	A,B,C,D	Qn	RCO	FUNCTION	
L	Χ	Χ	Χ	Х	Χ	L	L	Reset (clear)	
Н	↑	Х	Х	I	I	L	L	Parallel load	
Н	\uparrow	Χ	Χ	I	h	Н	Note 1	Parallel load	
Н	↑	h	h	h	Χ	Count	Note 1	Count	
Н	Χ	!	Χ	h	Х	q _n	Note 1	Inhibit	
Н	Χ	Χ	I	h	Χ	q _n	L	HIHIDIC	

H = high level, L = low level, X = don't care, h = high level one setup time prior to the CLK low-to-high transition, I = low level one setup time prior to the CLK low-to-high transition, q = the state of the referenced output prior to the CLK low-to-high transition, and \uparrow = CLK low-to-high transition.

NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count (HHHH).




logic diagram (positive logic)




 $^{^{\}dagger}$ For simplicity, routing of complementary signals $\overline{\text{LD}}$ and $\overline{\text{CK}}$ is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

SCHS298B - APRIL 2000 - REVISED MARCH 2003

logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)




 $^{^{\}dagger}$ The origins of \overline{LD} and \overline{CK} are shown in the logic diagram of the overall device.

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SCHS298B - APRIL 2000 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0 \text{ V or } V_I > V_{CC}$) (see Note 2)	±20 mA
Output clamp current, I _{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 2)	±50 mA
Continuous output current, I _O (V _O > 0 V or V _O < V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): E package	67°C/W
M package	73°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 4)

		T _A = 1	25°C		–55°C to 125°C		C to	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8		0.8	V
٧ _I	Input voltage	0	VCC	0	VCC	0	VCC	V
٧o	Output voltage	0	VCC	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24		-24	mA
l _{OL}	Low-level output current		24		24		24	mA
Δt/Δν	Input transition rise or fall rate		10		10		10	ns

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{3.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCHS298B - APRIL 2000 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	VCC	T _A = 25°C	;	–55°(125		–40°C to 85°C		UNIT	
				MIN MA	AΧ	MIN	MAX	MIN	MAX		
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4			
Vou	VI = VIH or VIL	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8		V	
VOH	v = v H or v L	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V	-		3.85		_		V	
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85			
	VI = VIH or VIL	I _{OL} = 50 μA	4.5 V	(0.1		0.1		0.1	1	
\/a.		I _{OL} = 24 mA	4.5 V	0.	36		0.5		0.44	٧	
VOL		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V		-		1.65		J		
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V		-		1		1.65		
lį	$V_I = V_{CC}$ or GND		5.5 V	±(0.1		±1		±1	μΑ	
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μΑ	
Δl _{CC} ‡	$V_I = V_{CC} - 2.1 \text{ V}$		4.5 V to 5.5 V	2	2.4		3		2.8	mA	
Ci					10		10		10	pF	

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C. ‡ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
A, B, C, or D	0.13
CLK	1
CLR, ENT	0.83
LOAD	0.67
ENP	0.5

Unit Load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

timing requirements over recommended operating conditions (unless otherwise noted)

			–55°C to 125°C		–40° 85°	UNIT		
			MIN	MAX	MIN	MAX		
fclock	Clock frequency			80		91	MHz	
+	Pulse duration	CLK high or low	6.2		5.4		ns	
t _W	ruise duration	CLR low	6		5.3		115	
	Setup time, before CLK↑	A, B, C, or D	5		4.4	20		
t _{su}	Setup time, before CEN	LOAD	6		5.3		ns	
	Hald time of the CLIVE	A, B, C, or D	0		0			
^t h	Hold time, after CLK↑	ENP or ENT	0		0		ns	
t _{rec}	Recovery time, CLR↑ before CLK↑	_	6		5.3		ns	

SCHS298B - APRIL 2000 - REVISED MARCH 2003

switching characteristics over recommended operating conditions, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40°0 85°	UNIT	
	(1141 01)	(6611 61)	MIN	MAX	MIN	MAX	
f _{max}			80		91		MHz
	CLK	RCO	4.2	16.7	4.3	15.2	
	CLK	Any Q	4.1	16.5	4.2	15	
t _{pd}	ENT	RCO	2.7	10.8	2.8	9.8	ns
	CLR	Any Q	4.1	16.5	4.2	15	
	CLR	RCO	4.1	16.5	4.2	15	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	66	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 3$ ns, $t_f = 3$ ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, $f_{\mbox{max}}$ is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLH and tpHL are the same as tpd.
- G. tpzL and tpzH are the same as ten.
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 16-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54ACT161F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT161F3A	Samples
CD74ACT161E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT161E	Samples
CD74ACT161M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT161M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 16-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54ACT161, CD74ACT161:

Catalog : CD74ACT161

Military : CD54ACT161

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74ACT161M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CD74ACT161M96	SOIC	D	16	2500	340.5	336.1	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74ACT161E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT161E	N	PDIP	16	25	506	13.97	11230	4.32

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated