

Data sheet acquired from Harris Semiconductor SCHS217B

High-Speed CMOS Logic BCD to 7-Segment Latch/Decoder/Driver for LCDs

February 1998 - Revised July 2003

Features

- · Input Latches for BCD Code Storage
- Blanking Capability
- Phase Input for Complementing Outputs
- Fanout (Over Temperature Range)
 - Standard Outputs......10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V

Description

The CD74HC4543 high-speed silicon-gate device is a BCD to 7-segment latch/decoder/driver designed primarily for directly driving liquid-crystal displays. It has an active-high disable input (LD), an active-high blanking input (BI) and a phase input (PH) to which a square wave is applied for liquid-crystal applications. This square wave also is applied to the backplane of the liquid-crystal display.


This device also can be used, in conjunction with current amplifying devices, for driving LEDs, incandescent, fluorescent, and gas-discharge displays. For these applications the phase input provides a means to obtain active-high or active-low segment outputs. (See the Function Table.)

Ordering Information


| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|-------------|---------------------|------------|
| CD74HC4543E | -55 to 125 | 16 Ld PDIP |

Pinout





Functional Diagram



FUNCTION TABLE

| | | | INPUTS | 1 | | | | | | | | | | |
|------|------|----|--------|------|------|----|------------------|---|---|---|----------|--------|---|---------|
| LD | BI | PH | D3 | D2 | D1 | D0 | a | b | С | d | е | f | g | DISPLAY |
| Х | Н | L | Х | Х | Х | Х | L | L | L | L | L | L | L | Blank |
| Н | L | L | L | L | L | L | Н | Н | Н | Н | Н | Н | L | 0 |
| Н | L | L | L | L | L | Н | L | Н | Н | L | L | L | L | 1 |
| Н | L | L | L | L | Н | L | Н | Н | L | Н | Н | L | Н | 2 |
| Н | L | L | L | L | Н | Н | Н | Н | Н | Н | L | L | Н | 3 |
| Н | L | L | L | Н | L | L | L | Н | Н | L | L | Н | Н | 4 |
| Н | L | L | L | Н | L | Н | Н | L | Н | Н | L | Н | Н | 5 |
| Н | L | L | L | Н | Н | L | Н | L | Н | Н | Н | Н | Н | 6 |
| Н | L | L | L | Н | Н | Н | Н | Н | Н | L | L | L | L | 7 |
| Н | L | L | Н | L | L | L | Н | Н | Н | Н | Н | Н | Н | 8 |
| Н | L | L | Н | L | L | Н | Н | Н | Н | Н | L | Н | Н | 9 |
| Н | L | L | Н | L | Н | L | L | L | L | L | L | L | L | Blank |
| Н | L | L | Н | L | Н | Н | L | L | L | L | L | L | L | Blank |
| Н | L | L | Н | Н | L | L | L | L | L | L | L | L | L | Blank |
| Н | L | L | Н | Н | L | Н | L | L | L | L | L | L | L | Blank |
| Н | L | L | Н | Н | Н | L | L | L | L | L | L | L | L | Blank |
| Н | L | L | Н | Н | Н | Н | L | L | L | L | L | L | L | Blank |
| L | L | L | Х | Х | Х | Х | Note 1 | | | | | Note 1 | | |
| As A | bove | Н | | As A | bove | | Inverse of Above | | | | As Above | | | |

NOTE:

1. Depends on BCD code previously applied when LD = high.

DISPLAY








FIGURE 1. LOGIC DIAGRAM

CD74HC4543

Absolute Maximum Ratings

Thermal Information

| Thermal Resistance (Typical, Note 2) | θ_{JA} (°C/W) |
|---------------------------------------------------|----------------------|
| E (PDIP) Package | . 67 |
| Maximum Junction Temperature (Hermetic Package or | Die) 175°C |
| Maximum Junction Temperature (Plastic Package) . | |
| Maximum Storage Temperature Range | -65°C to 150°C |
| Maximum Lead Temperature (Soldering 10s) | 300°C |
| | |

Operating Conditions

| Temperature Range, T _A | 55°C to 125°C |
|-------------------------------------------------------------|-----------------------|
| Supply Voltage Range, VCC | 2V to 6V |
| DC Input or Output Voltage, V _I , V _O | 0V to V _{CC} |
| Input Rise and Fall Time | |
| 2V | 1000ns (Max) |
| 4.5V | 500ns (Max) |
| 6V | 400ns (Max) |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| | | | ST ITIONS | | | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | |
|-----------------------------|-----------------|---------------------------------------|---------------------|-----|------|------|------|------|---------------|------|----------------|-------|
| PARAMETER | SYMBOL | V _I (V) | I _O (mA) | (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| High Level Input | V _{IH} | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
| Voltage | | | | 4.5 | 3.15 | 1 | - | 3.15 | - | 3.15 | - | V |
| | | | | 6 | 4.2 | ı | - | 4.2 | - | 4.2 | - | V |
| Low Level Input | V _{IL} | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
| Voltage | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | ٧ |
| | | | | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | ٧ |
| High Level Output | V _{OH} | V _{IH} or | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
| Voltage CMOS Loads | | V _{IL} | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | ٧ |
| | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | ٧ |
| High Level Output | 1 | | - | - | - | - | - | - | - | - | - | ٧ |
| Voltage TTL Loads | | | -1 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | ٧ |
| (Non-Standard) | | | -1.3 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | ٧ |
| Low Level Output | V _{OL} | V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | ٧ |
| Voltage CMOS Loads | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | ٧ |
| Low Level Output | 1 | | - | - | - | - | - | - | - | - | - | ٧ |
| Voltage TTL Loads | | | 1 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| (Standard Output) | | | 1.3 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | ٧ |
| Input Leakage Current | Ιι | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | μΑ |
| Quiescent Device Current | Icc | V _{CC} or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | μА |

CD74HC4543

Prerequisite for Switching Specifications

| | | | 25°C | | -40 | °C TO 8 | 5°C | -55°C TO 125°C | | | | |
|---------------------|-----------------|---------------------|------|-----|-----|---------|-----|----------------|-----|-----|-----|-------|
| PARAMETER | SYMBOL | V _{CC} (V) | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Setup Time Dn to LD | t _{SU} | 2 | 60 | - | - | 75 | - | - | 90 | - | - | ns |
| | | 4.5 | 12 | - | - | 15 | - | - | 18 | - | - | ns |
| | | 6 | 10 | - | - | 13 | - | - | 15 | - | - | ns |
| Hold Time Dn to LD | t _H | 2 | 30 | - | - | 40 | - | - | 45 | - | - | ns |
| | | 4.5 | 6 | - | - | 8 | - | - | 9 | - | - | ns |
| | | 6 | 5 | - | - | 7 | - | - | 8 | - | - | ns |
| Latch Disable Pulse | t _W | 2 | 50 | - | - | 65 | - | - | 75 | - | - | ns |
| Width | | 4.5 | 10 | - | - | 13 | - | - | 15 | - | - | ns |
| | | 6 | 9 | - | - | 11 | - | - | 13 | - | - | ns |


Switching Specifications Input t_r, t_f = 6ns

| | | TEST | v _{cc} | | 25°C | | -40°C T | O 85°C | -55°C T | O 125°C | |
|--------------------------------------------|-------------------------------------|-----------------------|-----------------|-----|------|-----|---------|--------|---------|---------|-------|
| PARAMETER | SYMBOL | CONDITIONS | (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| Propagation Delay, | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 340 | - | 425 | - | 510 | ns |
| Dn to Output | | | 4.5 | - | - | 68 | - | 85 | - | 102 | ns |
| | | | 6 | - | - | 58 | - | 72 | - | 87 | ns |
| | | C _L = 15pF | 5 | - | 28 | - | - | - | - | - | ns |
| Propagation Delay, | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 370 | - | 465 | - | 555 | ns |
| LD to Output | | | 4.5 | - | - | 74 | - | 93 | - | 111 | ns |
| | | | 6 | - | - | 63 | - | 79 | - | 94 | ns |
| | | C _L = 15pF | 5 | - | 31 | - | - | - | - | - | ns |
| Propagation Delay, BI to Output | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 265 | - | 330 | - | 400 | ns |
| | | | 4.5 | - | - | 53 | - | 66 | - | 80 | ns |
| | | | 6 | - | - | 45 | - | 56 | - | 68 | ns |
| | | C _L = 15pF | 5 | - | 22 | - | - | - | - | - | ns |
| Propagation Delay, | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 200 | - | 250 | - | 300 | ns |
| PH to Output | | | 4.5 | - | - | 40 | - | 50 | - | 60 | ns |
| | | | 6 | - | - | 34 | - | 43 | - | 51 | ns |
| | | C _L = 15pF | 5 | - | 17 | - | - | - | - | - | ns |
| Transition Time | t _{THL} , t _{TLH} | C _L = 50pF | 2 | - | - | 250 | - | 315 | - | 375 | ns |
| | | | 4.5 | - | - | 50 | - | 63 | - | 75 | ns |
| | | | 6 | - | - | 43 | - | 54 | - | 64 | ns |
| Input Capacitance | C _I | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 3, 4) | C _{PD} | - | 5 | - | 52 | = | - | - | - | - | pF |

NOTES:

- 3. C_{PD} is used to determine the dynamic power consumption, per package.
 4. P_D = C_{PD} V_{CC}² f_i + ∑ C_L V_{CC}² f_o where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 4. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

Application Circuits




HC4543
OUTPUT
PH
GND

APPROPRIATE
VOLTAGE

OUTPUT
PH
GND

FIGURE 5. CONNECTION TO LIQUID-CRYSTAL (LCD) DISPLAY READOUT

FIGURE 6. CONNECTION TO INCANDESCENT DISPLAY READOUT






FIGURE 7. CONNECTION TO GAS-DISCHARGE DISPLAY READOUT

FIGURE 8. CONNECTION TO FLUORESCENT DISPLAY READOUT



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| CD74HC4543E | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4543E | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74HC4543E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4543E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated