SCLS581B - APRIL 2004 - REVISED APRIL 2008

- Qualified for Automotive Applications
- Low ON Resistance
  - 25  $\Omega$  Typical (V<sub>CC</sub> = 4.5 V)
- Fast Switching and Propagation Speeds
- Low OFF Leakage Current
- Wide Operating Temperature Range: -40°C to 125°C


### description/ordering information

The CD74HCT4066 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operation speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear ON resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

- Direct LSTTL Input Logic Compatibility:
   V<sub>IL</sub> = 0.8 V Max, V<sub>IH</sub> = 2 V Min
- CMOS Input Compatibility:  $I_I \le 1 \mu A$  at  $V_{OL}$ ,  $V_{OH}$

#### M OR PW PACKAGE (TOP VIEW)



### ORDERING INFORMATION<sup>†</sup>

TA	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER <sup>§</sup>	TOP-SIDE MARKING
40°C to 105°C	SOIC - M	Reel of 2500	CD74HCT4066QM96Q1	HCT4066Q
−40°C to 125°C	TSSOP - PW	Reel of 2000	CD74HCT4066QPWRQ1	HK4066Q

<sup>&</sup>lt;sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

#### **FUNCTION TABLE**

INPUT nE	SWITCH
L	Off
Н	On

H = High level L = Low level




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

<sup>§</sup> The suffix 96 denotes tape and reel.

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	. −0.5 V to +7 V
Input clamp current, $I_{IK}$ ( $V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$ )	±20 mA
Switch current, $I_O$ (see Note 2) ( $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$ )	±25 mA
Output source or sink current per output pin, $I_O$ ( $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	86°C/W
PW package	113°C/W
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages referenced to GND unless otherwise specified.
  - 2. In certain applications, the external load-resistor current may include both V<sub>CC</sub> and signal-line components. To avoid drawing V<sub>CC</sub> current when switch current flows into the transmission gate inputs (terminals 1, 4, 8, and 11), the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from r<sub>on</sub> values shown in the electrical characteristics table). No V<sub>CC</sub> current flows through R<sub>I</sub> if the switch current flows into terminals 2, 3, 9, and 10.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS581B - APRIL 2004 - REVISED APRIL 2008

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	٧
$V_{IH}$	High-level input voltage		2		٧
$V_{IL}$	Low-level input voltage			8.0	٧
VI	Input voltage		0	$V_{CC}$	٧
Vo	Output voltage		0	$V_{CC}$	V
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	0	500	ns
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

NOTES: 4. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	PARAMETER TEST CONDITIONS		V <sub>I</sub>	V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -	UNIT		
				MIN	TYP	MAX	MIN	MAX			
I <sub>IL</sub>	Any control		V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ	
I <sub>IZ</sub>	V <sub>IS</sub> = V <sub>CC</sub> or GND		$V_{IL}$	5.5 V			±0.1		±1	μΑ	
	I <sub>O</sub> = 1 mA,	$V_{IS} = V_{CC}$ or GND	$V_{CC}$	4.5 V		25	80		128	0	
r <sub>on</sub>	See Figure 7	$V_{IS} = V_{CC}$ to GND	V <sub>CC</sub>	4.5 V		35	95		142	142 Ω	
$\Delta r_{\sf on}$	Between any two swi	tches	V <sub>CC</sub>	4.5 V		1				Ω	
Icc		V <sub>CC</sub> or GND	5.5 V			2		40	μА		
Δl <sub>CC</sub>	Per input pin: 1 unit lo See Note 5	V <sub>CC</sub> – 2.1 V	4.5 V to 5.5 V		100	360		490	μΑ		
C <sub>I</sub>	Control inputs					10		10	pF		

NOTE 5: For dual-supply systems, theoretical worst case ( $V_1 = 2.4 \text{ V}$ ,  $V_{CC} = 5.5 \text{ V}$ ) specification is 1.8 mA.

### **HCT** input loading

INPUT	UNIT LOADS†					
All	1					

 $<sup>^{\</sup>dagger}$  Unit load is  $\Delta I_{CC}$  limit specified in the electrical characteristics table, e.g., 360  $\mu A$  max at 25°C.



### CD74HCT4066-Q1 **HIGH-SPEED CMOS LOGIC** QUAD BILATERAL SWITCH

SCLS581B - APRIL 2004 - REVISED APRIL 2008

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	V <sub>CC</sub>	Τ <sub>Α</sub>	∖ = 25°C		T <sub>A</sub> = -		UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX	,	
	V 7	7 1	C <sub>L</sub> = 15 pF	5 V		4					
t <sub>pd</sub>	Y or Z	Z or Y	C <sub>L</sub> = 50 pF	4.5 V			12		18	ns	
	_		C <sub>L</sub> = 15 pF	5 V		9					
t <sub>en</sub>	E	Y or Z	C <sub>L</sub> = 50 pF	4.5 V			24		36	ns	
	Г	Y or Z	C <sub>L</sub> = 15 pF	5 V		14					
t <sub>dis</sub>	E	TULZ	C <sub>L</sub> = 50 pF	4.5 V			35		53	ns	

## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, input $t_r$ , $t_f$ = 6 ns

PARAMETER	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance (see Note 6)	38	pF

NOTE 6: C<sub>pd</sub> is used to determine the dynamic power consumption (P<sub>D</sub>), per package.

 $P_{D}^{pd} = (C_{pd} \times V_{CC}^{2} \times f_{I}) + \Sigma (C_{L} + C_{S}) \times V_{CC}^{2} \times f_{O}$ 

f<sub>O</sub> = output frequency

f<sub>I</sub> = input frequency

C<sub>L</sub> = output load capacitance

 $C_S$  = switch capacitance

V<sub>CC</sub> = supply voltage

### analog channel characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	TYP	UNIT
f <sub>max</sub>	Switch frequency response bandwidth at -3 dB	See Figure 2 and Figure 8 and Notes 7 and 8	4.5 V	200	MHz
	Crosstalk between any two switches	See Figure 1 and Figure 9 and Notes 8 and 9	4.5 V	-72	dB
	Total harmonic distortion	See Figure 3, 1 kHz, V <sub>IS</sub> = 4 V <sub>P-P</sub>	4.5 V	0.023	%
	Control to switch feedthrough noise	See Figure 4	4.5 V	130	mV
	Switch OFF signal feedthrough	See Figure 5 and Figure 9 and Notes 8 and 9	4.5 V	-72	dB
C <sub>S</sub>	Switch input capacitance			5	pF

NOTES: 7. Adjust input voltage to obtain 0 dBm at output, f = 1 MHz.

- 8.  $V_{IS}$  is centered at  $V_{CC}/2$ .
- 9. Adjust input for 0 dBm at VIS.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Crosstalk Between Two Switches Test Circuit





Figure 2. Frequency-Response Test Circuit



**Figure 3. Total Harmonic Distortion Test Circuit** 




Figure 4. Control-to-Switch Feedthrough Noise Test Circuit






Figure 5. Switch OFF Signal Feedthrough Test Circuit




#### PARAMETER MEASUREMENT INFORMATION



PARAMETER		S1	S2	
	t <sub>PZH</sub>	Open	Closed	
t <sub>en</sub>	t <sub>PZL</sub>	Closed	Open	
t <sub>dis</sub>	t <sub>PHZ</sub>	Open	Closed	
ais	t <sub>PLZ</sub>	Closed	Open	
t <sub>pd</sub>		Open	Open	





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES


NOTES: A.  $C_L$  includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 6$  ns,  $t_f = 6$  ns.
- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 6. Load Circuit and Voltage Waveforms



#### TYPICAL CHARACTERISTICS



1 Channel-ON Bandwidth - dB 0 -2  $C_L = 10 pF$  $V_{CC} = 4.5 \text{ V}$ -3  $R_L = 50 \Omega$  $T_A = 25^{\circ}C$ Pin 4 to 3 10<sup>6</sup> Frequency – Hz 10<sup>4</sup> 10<sup>8</sup> 10<sup>5</sup> 10<sup>7</sup>

Figure 7. Typical ON Resistance vs Input Signal Voltage

Figure 8. Switch Frequency Response, V<sub>CC</sub> = 4.5 V




Figure 9. Switch-OFF Signal Feedthrough and Crosstalk vs Frequency,  $V_{CC}$  = 4.5 V



www.ti.com 9-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	` ,					` ,	(6)	. ,		. ,	
CD74HCT4066QM96Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT4066Q	Samples
CD74HCT4066QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HK4066Q	Samples
D24066QM96G4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT4066Q	Samples
HCT4066QPWRG4Q1	LIFEBUY	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HK4066Q	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HCT4066-Q1:

• Catalog : CD74HCT4066

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT4066QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
HCT4066QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT4066QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0
HCT4066QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated