

CSD95480RWJ Synchronous Buck NexFET™ Smart Power Stage

1 Features

- 70-A Continuous Operating Current Capability
- Over 95% System Efficiency at 30 A
- High-Frequency Operation (up to 1.25 MHz)
- Diode Emulation Function
- Temperature Compensated Bi-Directional Current Sense
- Analog Temperature Output
- Fault Monitoring
- 3.3-V and 5-V PWM Signal Compatible
- Tri-State PWM Input
- Integrated Bootstrap Switch
- Optimized Dead Time for Shoot-Through Protection
- High-Density QFN 5-mm × 6-mm Footprint
- Ultra-Low-Inductance Package
- System Optimized PCB Footprint
- Thermally Enhanced Topside Cooling
- RoHS Compliant – Lead-Free Terminal Plating
- Halogen Free


2 Applications

- Multiphase Synchronous Buck Converters
 - High-Frequency Applications
 - High-Current, Low-Duty Cycle Applications
- POL DC-DC Converters
- Memory and Graphic Cards
- Desktop and Server VR12.x / VR13.x V-Core Synchronous Buck Converters

3 Description

The CSD95480RWJ NexFET™ power stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5-mm × 6-mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint has been optimized to help reduce design time and simplify the completion of the overall system design.

Application Diagram



Device Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD95480RWJ	13-Inch Reel	2500	QFN 5.00-mm × 6.00-mm Package	Tape and Reel
CSD95480RWJT	7-Inch Reel	250		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Power Stage Efficiency and Power Loss





Table of Contents

1 Features	1	8 Device and Documentation Support	7
2 Applications	1	8.1 Receiving Notification of Documentation Updates...	7
3 Description	1	8.2 Community Resources	7
4 Revision History	2	8.3 Trademarks	7
5 Pin Configuration and Functions	3	8.4 Electrostatic Discharge Caution	7
6 Specifications	4	8.5 Glossary	7
6.1 Absolute Maximum Ratings	4	9 Mechanical, Packaging, and Orderable Information	8
6.2 ESD Ratings	4	9.1 Mechanical Drawing	8
6.3 Recommended Operating Conditions	4	9.2 Recommended PCB Land Pattern	9
6.4 Thermal Information	5	9.3 Recommended Stencil Opening	10
7 Application Schematic	6		

4 Revision History

DATE	REVISION	NOTES
June 2017	*	Initial release.

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
VOS	1	Output voltage sensing pin for the internal current sensing circuitry.
AGND	2	This pin is internally connected to PGND.
VDD	3	Supply voltage for internal circuitry. This pin should be bypassed directly to pin 2.
PVDD	4	Supply voltage for gate drivers. This pin should be bypassed to PGND.
PGND	5	Power ground.
NC	6	Not connected. This pin needs to be left floating in application.
PGND	7-9	Power ground.
VSW	10-19	Phase node connecting the HS MOSFET source and LS MOSFET drain – pin connection to the output inductor.
PGND	20-24	Power ground.
VIN	25-30	Input voltage pin. Connect input capacitors close to this pin.
NC	31	Not connected. This pin needs to be left floating in application.
BOOTR	32	Return path for HS gate driver. It is connected to VSW internally.
BOOT	33	Bootstrap capacitor connection. Connect a minimum 0.1- μ F, 16-V, X5R ceramic capacitor from BOOT to BOOTR pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.
PWM	34	Tri-state input from external controller. Logic low sets control FET gate low and sync FET gate high. Logic high sets control FET gate high and sync FET gate low. Both MOSFET gates are set low if PWM stays in Hi-Z for greater than the tri-state shutdown holdoff time (T_{3HT}).
EN/FCCM	35	This dual function pin either enables the diode emulation function or can be used as a simple enable for the device. When this pin is driven into the tri-state window and held there for more than the tri-state holdoff time, diode emulation mode is enabled for sync FET. When the pin is high, device operates in forced continuous conduction mode. When the pin is low, both FETs are held off. An internal resistor pulls this pin low if left floating.
TAO/FLT	36	Temperature amplifier output. Reports a voltage proportional to the IC temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown LSOC or HSS detection circuit is tripped.
LSET	37	A resistor from this pin to PGND pin sets the inductor value for the internal current sensing circuitry.
IOUT	38	Output of current sensing amplifier. $V(IOUT) - V(REFIN)$ is proportional to the phase current.
REFIN	39	External reference voltage input for current sensing amplifier.
PGND	40	Power ground.
NC	41	Not connected. This pin needs to be left floating in application.

6 Specifications

6.1 Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)⁽¹⁾

	MIN	MAX	UNIT
V_{IN} to P_{GND}	-0.3	20	V
V_{IN} to V_{SW}	-0.3	20	V
V_{IN} to V_{SW} (10 ns)		23	V
V_{SW} to P_{GND}	-0.3	20	V
V_{SW} to P_{GND} (10 ns)	-7	23	V
V_{DD} to P_{GND}	-0.3	7	V
PV_{DD} to P_{GND}	-0.3	7	V
EN/FCCM, TAO/FLT, LSET to P_{GND}	-0.3	$V_{DD} + 0.3$	V
IOUT, VOS, PWM to P_{GND}	-0.3	7	V
REFIN	-0.3	3.6	V
BOOT to BOOTR ⁽²⁾	-0.3	$V_{DD} + 0.3$	V
BOOT to P_{GND}	-0.3	30	V
T_J Operating junction temperature	-55	150	$^\circ\text{C}$
T_{stg} Storage temperature	-55	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Should not exceed 7 V.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM)	± 2000	V
	Charged-device model (CDM)	± 500	

6.3 Recommended Operating Conditions

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

	MIN	MAX	UNIT	
V_{DD} Driver supply voltage	4.5	5.5	V	
PV_{DD} Gate drive voltage	4.5	5.5	V	
V_{IN} Input supply voltage ⁽¹⁾	4.5	16	V	
V_{OUT} Output voltage		5.5	V	
PWM to P_{GND}		$V_{DD} + 0.3$	V	
I_{OUT} Continuous output current	$V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $PV_{DD} = 5\text{ V}$, $V_{OUT} = 1.2\text{ V}$, $f_{SW} = 500\text{ kHz}$ ⁽²⁾		70	A
I_{OUT-PK} Peak output current ⁽³⁾			90	A
f_{SW} Switching frequency	$C_{BST} = 0.1\ \mu\text{F}$ (min), $V_{OUT} = 2.5\text{ V}$ (max)		1250	kHz
On-time duty cycle	$f_{SW} = 1\text{ MHz}$		85%	
Minimum PWM on-time	20		ns	
Operating junction temperature	-40	125	$^\circ\text{C}$	

- (1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.
- (2) Measurement made with six 10- μF (TDK C3216X7R1C106KT or equivalent) ceramic capacitors across V_{IN} to P_{GND} pins.
- (3) System conditions as defined in Note 2. Peak output current is applied for $t_p = 50\ \mu\text{s}$.


6.4 Thermal Information

$T_A = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
θ_{JC}	Thermal resistance, junction-to-case (top of package)		7.4		$^\circ\text{C}/\text{W}$
θ_{JB}	Thermal resistance, junction-to-board ⁽¹⁾		2.2		$^\circ\text{C}/\text{W}$
Ψ_{JT}	Junction-to-top characterization parameter		0.9		$^\circ\text{C}/\text{W}$

- (1) θ_{JB} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in, 0.06-in (1.52-mm) thick FR4 board based on hottest board temperature within 1 mm of the package.

7 Application Schematic



Copyright © 2016, Texas Instruments Incorporated

Figure 1. Application Schematic

Note: The schematic in [Figure 1](#) is a conceptual drawing only. Actual designs may require additional components not shown.

8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

9.3 Recommended Stencil Opening



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD95480RWJ	ACTIVE	VQFN-CLIP	RWJ	41	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-2-260C-1 YEAR	-55 to 150	95480RWJ	Samples
CSD95480RWJT	ACTIVE	VQFN-CLIP	RWJ	41	250	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-2-260C-1 YEAR	-55 to 150	95480RWJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD95480RWJ	VQFN-CLIP	RWJ	41	2500	330.0	12.4	5.3	6.3	1.2	8.0	12.0	Q1
CSD95480RWJ	VQFN-CLIP	RWJ	41	2500	330.0	12.4	5.3	6.3	1.2	8.0	12.0	Q1
CSD95480RWJT	VQFN-CLIP	RWJ	41	250	180.0	12.4	5.3	6.3	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD95480RWJ	VQFN-CLIP	RWJ	41	2500	370.0	355.0	55.0
CSD95480RWJ	VQFN-CLIP	RWJ	41	2500	367.0	367.0	35.0
CSD95480RWJT	VQFN-CLIP	RWJ	41	250	195.0	200.0	45.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated