CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

<ul> <li>Function, Pinout, and Drive Compatible With FCT, F, and AM29841 Logic</li> </ul>	CY54FCT841T D PACKAGE CY74FCT841T P, Q, OR SO PACKAGE (TOP VIEW)
<ul> <li>Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions</li> </ul>	
<ul> <li>Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics</li> </ul>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode Operation</li> </ul>	$D_3 \begin{bmatrix} 5 & 20 \end{bmatrix} Y_3$ $D_4 \begin{bmatrix} 6 & 19 \end{bmatrix} Y_4$
Matched Rise and Fall Times	D <sub>5</sub> [] 7 18 [] Y <sub>5</sub> D <sub>6</sub> [] 8 17 [] Y <sub>6</sub>
<ul> <li>ESD Protection Exceeds JESD 22</li> <li>2000-V Human-Body Model (A114-A)</li> <li>200-V Machine Model (A115-A)</li> <li>1000-V Charged-Device Model (C101)</li> </ul>	$D_{7} \begin{bmatrix} 9 & 16 \end{bmatrix} Y_{7}$ $D_{8} \begin{bmatrix} 10 & 15 \end{bmatrix} Y_{8}$ $D_{9} \begin{bmatrix} 11 & 14 \end{bmatrix} Y_{9}$ GND $\begin{bmatrix} 12 & 13 \end{bmatrix} LE$
<ul> <li>Fully Compatible With TTL Input and Output Logic Levels</li> </ul>	

- **High-Speed Parallel Latches**
- **Buffered Common Latch-Enable Input**
- **3-State Outputs**
- **CY54FCT841T** 
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- **CY74FCT841T** 
  - 64-mA Output Sink Current
  - 32-mA Output Source Current

#### description

The 'FCT841T bus-interface latches are designed to eliminate additional packages required to buffer existing latches and provide additional data width for wider address/data paths or buses carrying parity. The 'FCT841T devices are buffered 10-bit-wide versions of the FCT373 function.

The 'FCT841T devices' high-performance interface is designed for high-capacitance-load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	I/O	DESCRIPTION
D	Ι	Latch data inputs
LE	I	Latch-enable input. The latches are transparent when LE is high. Input data is latched on the high-to-low transition.
Y	0	3-state latch outputs
OE	I	Output-enable control. When $\overline{OE}$ is low, the outputs are enabled. When $\overline{OE}$ is high, the outputs are in the high-impedance (off) state.

#### **PIN DESCRIPTION**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

TA	PACI	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	QSOP – Q	Tape and reel	5.5	CY74FCT841CTQCT	FCT841C						
	SOIC - SO	Tube	5.5	CY74FCT841CTSOC	FCT841C						
-40°C to 85°C	3010 - 30	Tape and reel	5.5	CY74FCT841CTSOCT							
-40 C 10 85 C	DIP – P	Tube	6.5	CY74FCT841BTPC	CY74FCT841BTPC						
	Tube		9	CY74FCT841ATSOC	FCT841A						
	SOIC – SO	Tape and reel	9	CY74FCT841ATSOCT	FU1041A						
–55°C to 125°C	CDIP – D Tube		10	CY54FCT841ATDMB							

#### **ORDERING INFORMATION**


<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

		FU	NCTION	TABLE	
	INPUTS			RNAL PUTS	FUNCTION
OE	LE	D	0	Y	
Н	Х	Х	Х	Z	
н	Н	L	L	Z	Z
Н	Н	Н	Н	Z	
Н	L	Х	NC	Z	Latched (Z)
L	Н	L	L	L	Transparent
L	Н	Н	Н	Н	riansparent
L	L	Х	NC	NC	Latched
	de la sta	Laural I	1	In star In	

## 

H = High logic level, L = Low logic level, X = Don't care, NC = No change, Z = High-impedance state

## logic diagram (positive logic)



**To Nine Other Channels** 



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	0.5	V to 7 V
DC input voltage range	0.5	V to 7 V
DC output voltage range	0.5	V to 7 V
DC output current (maximum sink current/pin)		120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): P package		67°C/W
(see Note 2): Q package		61°C/W
(see Note 2): SO package		46°C/W
Ambient temperature range with power applied, T <sub>A</sub>	-65°C	to 135°C
Storage temperature range, T <sub>stg</sub>	–65°C 1	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		CY54FCT841T			CY	74FCT84	1T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			CY	54FCT84	IT	CY	74FCT84	IT		
PARAMETER		TEST CONDITIO	NS	MIN	түр†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Mus	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA			-0.7	-1.2				v
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA						-0.7	-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -12 mA		2.4	3.3					
Vон	V <sub>CC</sub> = 4.75 V	I <sub>OH</sub> = -32 mA					2			V
	VCC = 4.75 V	I <sub>OH</sub> = -15 mA					2.4	3.3		
Max	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 32 mA			0.3	0.55				v
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 64 mA						0.3	0.55	v
V <sub>hys</sub>	All inputs				0.2			0.2		V
	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = V <sub>CC</sub>				5				
Ι	V <sub>CC</sub> = 5.25 V,	VIN = VCC							5	μA
	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 2.7 V				±1				۸
lн	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V							±1	μA
I	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.5 V ±1			±1				A		
μL	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V							±1	μA
1	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 2.7 V				10				A
IOZH	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V							10	μA
	V <sub>CC</sub> = 5.5 V,	Vout = 0.5 V				-10				
IOZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V							-10	μA
. +	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225				mA
los‡	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V					-60	-120	-225	mA
loff	$V_{CC} = 0 V,$	V <sub>OUT</sub> = 4.5 V				±1			±1	μΑ
laa	V <sub>CC</sub> = 5.5 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
ICC	V <sub>CC</sub> = 5.25 V,	$V_{IN} \leq 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	IIIA
∆ICC		= 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, Ou			0.5	2				mA
		<b>1</b> = 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, O					0.5	2		
		input switching at 5 = GND, LE = $V_{CC}$ , $I \ge V_{CC} - 0.2 V$		0.06	0.12				mA	
ICCD <sup>¶</sup>	V <sub>CC</sub> = 5.25 V, On	e input switching at = GND, LE = V <sub>CC</sub> ,					0.06	0.12	MH	

<sup>†</sup> Typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

¶ This parameter is derived for use in total power-supply calculations.



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETER		TEST CONDITION		CY	54FCT84	IT	CY	74FCT84	IT	
PARAMETER		TEST CONDITION	5	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
	V <sub>CC</sub> = 5.5 V,	One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$		0.7	1.4				
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
$\overline{OE} = GND,$ LE = V <sub>CC</sub>	OE = GND,	10 bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$		1	3.2				
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		4.1	13.2				
IC#	V <sub>CC</sub> = 5.25 V,	One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					0.7	1.4	mA
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4	
	OE = GND, LE = V <sub>CC</sub>	10 bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					1	3.2	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					4.1	13.2	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>#</sup>  $I_C = I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$ 

Where:

IC = Total supply current

I<sub>CC</sub> = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (VIN = 3.4 V)

- $D_H$  = Duty cycle for TTL inputs high NT = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero fo

= Input signal frequency f1

= Number of inputs changing at f1  $N_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FCT	CY54FCT841AT		CY74FCT841AT		CY74FCT841BT		CY74FCT841CT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		4		4		4		ns
t <sub>su</sub>	Setup time, data before LE $\uparrow$	2.5		2.5		2.5		2.5		ns
th	Hold time, data after LE $\uparrow$	3		2.5		2.5		2.5		ns



SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001

# switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	TEST LOAD	CY54FCT	841AT	CY74FCT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	Y	C <sub>L</sub> = 50 pF,	1.5	10	1.5	9	ns
<sup>t</sup> PHL	D	T	RL = 500 Ω	1.5	10	1.5	9	115
<sup>t</sup> PLH	D	Y	C <sub>L</sub> = 300 pF,	1.5	15	1.5	13	ns
<sup>t</sup> PHL	D	Ι	$R_L = 500 \Omega$	1.5	15	1.5	13	115
<sup>t</sup> PLH	LE	Y	C <sub>L</sub> = 50 pF,	1.5	13	1.5	12	ns
<sup>t</sup> PHL	LC	ř	R <sub>L</sub> = 500 Ω	1.5	13	1.5	12	IIS
<sup>t</sup> PLH	LE	Y	C <sub>L</sub> = 300 pF,	1.5	20	1.5	16	ns
<sup>t</sup> PHL	LL	Ι	$R_L = 500 \Omega$	1.5	20	1.5	16	113
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF,	1.5	13	1.5	11.5	ns
<sup>t</sup> PZL	ÛE	Ι	RL = 500 Ω	1.5	13	1.5	11.5	113
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 300 pF,	1.5	25	1.5	23	
<sup>t</sup> PZL	ÛE	Ι	$R_L = 500 \Omega$	1.5	25	1.5	23	ns
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 5 pF,	1.5	9	1.5	7	ns
<sup>t</sup> PLZ	UE	1	$R_L = 500 \ \Omega$	1.5	9	1.5	7	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>L</sub> = 50 pF,	1.5	10	1.5	8	ns
<sup>t</sup> PLZ	UE	I	$R_L = 500 \ \Omega$	1.5	10	1.5	8	115

## switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	FROM	то	TEATLOAD	CY74FCT	841BT	CY74FCT	841CT	
PARAMETER	(INPUT)	(OUTPUT)	TEST LOAD	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	Y	CL = 50 pF,	1.5	6.5	1.5	5.5	20
<sup>t</sup> PHL	U	T	$R_L = 500 \Omega$	1.5	6.5	1.5	5.5	ns
<sup>t</sup> PLH	D	Y	CL = 50 pF,	1.5	13	1.5	13	ns
<sup>t</sup> PHL		T	$R_L = 500 \Omega$	1.5	13	1.5	13	115
<sup>t</sup> PLH	LE	Y	CL = 50 pF,	1.5	8	1.5	6.4	ns
<sup>t</sup> PHL		' R <sub>L</sub>	R <sub>L</sub> = 500 Ω	1.5	8	1.5	6.4	115
<sup>t</sup> PLH	LE	Y	C <sub>L</sub> = 300 pF,	1.5	15.5	1.5	15	ns
<sup>t</sup> PHL		Ι	$R_L = 500 \Omega$	1.5	15.5	1.5	15	
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF,	1.5	8	1.5	6.5	20
<sup>t</sup> PZL	UE	I	$R_L = 500 \Omega$	1.5	8	1.5	6.5	ns
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 300 pF,	1.5	14	1.5	12	ns
<sup>t</sup> PZL	UE	T	R <sub>L</sub> = 500 Ω	1.5	14	1.5	12	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 5 pF,	1.5	6	1.5	5.7	ns
<sup>t</sup> PLZ	UE	I	$R_L = 500 \Omega$	1.5	6	1.5	5.7	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF	1.5	7	1.5	6	ns
<sup>t</sup> PLZ		I I	$R_L = 500 \Omega$ ,	1.5	7	1.5	6	115



07V **S1** O Open **500** Ω From Output From Output Test  $\Lambda \Lambda \Lambda$ TEST **S1** O GND **Under Test Under Test** Point tPLH/tPHL Open  $C_L = 50 \text{ pF}$  $C_1 = 50 \text{ pF}$ 2 **500** Ω **500** Ω 7 V (see Note A) <sup>t</sup>PLZ<sup>/t</sup>PZL (see Note A) tPHZ/tPZH Open LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE OUTPUTS** 3 V **Timing Input** 1.5 V 0 V tw th 3 V tsu 3 V 1.5 V 1.5 V Input 1.5 V 1.5 V **Data Input** 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V -t<sub>PLZ</sub> <sup>t</sup>PLH <sup>t</sup>PHL tPZL -₽ VOH Output ≈3.5 V In-Phase 1.5 V 1.5 V Waveform 1 .5 V Output V<sub>OL</sub> + 0.3 V (see Note B) VOL VOL <sup>t</sup>PHL <sup>t</sup>PLH <sup>t</sup>PZH <sup>t</sup>PHZ ۷он Output ۷он **Out-of-Phase** VOH – 0.3 V 1.5 V 1.5 V Waveform 2 5 V Output (see Note B) ≈0 V VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CY54FCT841ATDMB	ACTIVE	CDIP	JT	24	15	Non-RoHS	SNPB	N / A for Pkg Type	-55 to 125	CY54FCT841ATDM	Samples
						& Green				В	Sampies
CY74FCT841ATSOC	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT841A	Samples
											Samples
CY74FCT841ATSOCT	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT841A	Samples
											Bampres
CY74FCT841CTQCT	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT841C	Samples
CY74FCT841CTSOC	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT841C	a 1
											Samples
CY74FCT841CTSOCT	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT841C	Samples
											Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT841ATSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CY74FCT841CTQCT	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT841CTSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT841ATSOCT	SOIC	DW	24	2000	350.0	350.0	43.0
CY74FCT841CTQCT	SSOP	DBQ	24	2500	356.0	356.0	35.0
CY74FCT841CTSOCT	SOIC	DW	24	2000	350.0	350.0	43.0

## TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CY74FCT841ATSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6
CY74FCT841CTSOC	DW	SOIC	24	25	506.98	12.7	4826	6.6

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated