



# DAC8043

## CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- 12-BIT ACCURACY IN 8-PIN SOIC
- FAST 3-WIRE SERIAL INTERFACE
- LOW INL AND DNL:  $\pm 1/2$  LSB max
- GAIN ACCURACY TO  $\pm 1$  LSB max
- LOW GAIN TEMPCO: 5ppm/ $^{\circ}$ C max
- OPERATES WITH +5V SUPPLY
- TTL/CMOS COMPATIBLE
- ESD PROTECTED

### APPLICATIONS


- AUTOMATIC CALIBRATION
- MOTION CONTROL
- MICROPROCESSOR CONTROL SYSTEMS
- PROGRAMMABLE AMPLIFIER/  
ATTENUATORS
- DIGITALLY CONTROLLED FILTERS

### DESCRIPTION

The DAC8043 is a 12-bit current output multiplying digital-to-analog converter (DAC) that is packaged in a space-saving, surface-mount 8-pin SOIC. Its 3-wire serial interface saves additional circuit board space which results in low power dissipation. When used with microprocessors having a serial port, the DAC8043 minimizes the digital noise feedthrough from its input to output. The serial port can be used as a dedicated analog bus and kept inactive while the DAC8043 is in use. Serial interfacing reduces the complexity of opto or transformer isolation applications.

The DAC8043 contains a 12-bit serial-in, parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial input (SRI) data is clocked into the input register on the rising edge of the clock (CLK) pulse. When the new data word had been clocked in, it is loaded into the DAC register by taking the  $\overline{LD}$  input low. Data in the DAC register is converted to an output current by the D/A converter.

The DAC8043 operates from a single +5V power supply which makes the DAC8043 an ideal low power, small size, high performance solution for several applications.



# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

At  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $I_{OUT} = GND = 0V$ ;  $T_A =$  Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	DAC8043U			DAC8043UC			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>STATIC PERFORMANCE</b>									
Resolution	N		12			12			Bits
Nonlinearity <sup>(1)</sup>	INL				±1			±1/2	LSB
Differential Nonlinearity <sup>(2)</sup>	DNL				±1			±1/2	LSB
Gain Error <sup>(3)</sup>	FSE	$T_A = +25^\circ\text{C}$ $T_A =$ Full Temp Range			±2			±1	LSB
Gain Tempco <sup>(5)</sup>	$TC_{FSE}$				±5			±5	ppm/ $^\circ\text{C}$
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$ $T_A = +25^\circ\text{C}$		±0.0006	±0.002		±0.0006	±0.002	%/%
Output Leakage Current <sup>(4)</sup>	$I_{LKG}$	$T_A =$ Full Temp Range			±5			±5	nA
Zero Scale Error <sup>(7, 12)</sup>	$I_{ZSE}$	$T_A = +25^\circ\text{C}$ $T_A =$ Full Temp Range			±100			±25	nA
Input Resistance <sup>(8)</sup>	$R_{IN}$	$T_A = +25^\circ\text{C}$ $T_A =$ Full Temp Range	7	11	15	7	11	15	LSB LSB k $\Omega$
<b>AC PERFORMANCE</b>									
Output Current Settling Time <sup>(5, 6)</sup>	$t_S$	$T_A = +25^\circ\text{C}$		0.25	1		0.25	1	$\mu\text{s}$
Digital-to-Analog Glitch Energy <sup>(5, 10)</sup>	Q	$V_{REF} = 0V$ $I_{OUT} = \text{Load} = 100\Omega$ $C_{EXT} = 13\text{pF}$ DAC Register Loaded Alternately with all 0s and all 1s		2	20		2	20	nVs
Feedthrough Error <sup>(5, 11)</sup> ( $V_{REF}$ to $I_{OUT}$ )	FT	$V_{REF} = 20V_{p-p}$ at $f = 10\text{kHz}$ Digital Input = 0000 0000 0000 $T_A = +25^\circ\text{C}$		0.7	1		0.7	1	mVp-p
Total Harmonic Distortion <sup>(5)</sup>	THD	$V_{REF} = 6V_{RMS}$ at 1kHz DAC Register Loaded with all 1s		-85			-85		dB
Output Noise Voltage Density <sup>(5, 13)</sup>	$e_N$	10Hz to 100kHz Between $R_{FB}$ and $I_{OUT}$			17			17	nV/ $\sqrt{\text{Hz}}$
<b>DIGITAL INPUTS</b>									
Digital Input High	$V_{IH}$		2.4			2.4			V
Digital Input Low	$V_{IL}$				0.8			0.8	V
Input Leakage Current <sup>(9)</sup>	$I_{IL}$	$V_{IN} = 0V$ to $+5V$			±1			±1	$\mu\text{A}$
Input Capacitance <sup>(5, 11)</sup>	$C_{IN}$	$V_{IN} = 0V$			8			8	pF
<b>ANALOG OUTPUTS</b>									
Output Capacitance <sup>(5)</sup>	$C_{OUT}$	Digital Inputs = $V_{IH}$ Digital Inputs = $V_{IL}$			110 80			110 80	pF pF
<b>TIMING CHARACTERISTICS<sup>(5, 14)</sup></b>									
Data Setup Time	$t_{DS}$	$T_A =$ Full Temperature Range	40			40			ns
Data Hold Time	$t_{DH}$	$T_A =$ Full Temperature Range	80			80			ns
Clock Pulse Width High	$t_{CH}$	$T_A =$ Full Temperature Range	90			90			ns
Clock Pulse Width Low	$t_{CL}$	$T_A =$ Full Temperature Range	120			120			ns
Load Pulse Width	$t_{LD}$	$T_A =$ Full Temperature Range	120			120			ns
LSB Clock into Input Register to Load DAC Register Time	$t_{ASB}$	$T_A =$ Full Temperature Range	0			0			ns
<b>POWER SUPPLY</b>									
Supply Voltage	$V_{DD}$		4.75	5	5.25	4.75	5	5.25	V
Supply Current	$I_{DD}$	Digital Inputs = $V_{IH}$ or $V_{IL}$ Digital Inputs = $0V$ or $V_{DD}$			500 100			500 100	$\mu\text{A}$ $\mu\text{A}$

NOTES: (1) ±1/2 LSB = ±0.012% of Full Scale. (2) All grades are monotonic to 12-bits over temperature. (3) Using internal feedback resistor. (4) Applies to  $I_{OUT}$ . All digital inputs = 0V. (5) Guaranteed by design and not tested. (6)  $I_{OUT}$  Load = 100 $\Omega$ ,  $C_{EXT} = 13\text{pF}$ , digital input = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. Extrapolated to 1/2 LSB:  $t_S$  = propagation delay ( $t_{pD}$ ) +  $9\tau$  where  $\tau$  = measured time constant of the final RC decay. (7)  $V_{REF} = +10V$ , all digital inputs = 0V. (8) Absolute temperature coefficient is less than ±50ppm/ $^\circ\text{C}$ . (9) Digital inputs are CMOS gates:  $I_{IN}$  is typically 1nA at +25 $^\circ\text{C}$ . (10)  $V_{REF} = 0V$ , all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. (11) All digital inputs = 0V. (12) Calculated from worst case  $R_{REF}$ :  $I_{ZSE}$  (in LSBs) =  $(R_{REF} \times I_{LKG} \times 4096)/V_{REF}$ . (13) Calculations from  $e_N = \sqrt{4K \text{ TRB}}$  where: K = Boltzmann constant, J/ $^\circ\text{K}$ , R = resistance,  $\Omega$ . T = Resistor temperature,  $^\circ\text{K}$ , B = bandwidth, Hz. (14) Tested at  $V_{IN} = 0V$  or  $V_{DD}$ .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## WAFER TEST LIMITS

At  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $I_{OUT} = GND = 0V$ ;  $T_A = +25^\circ C$ .

PARAMETER	SYMBOL	CONDITIONS	LIMIT	DAC8043 UNITS
<b>STATIC ACCURACY</b>				
Resolution	N		12	Bits min
Integral Nonlinearity	INL		$\pm 1$	LSB max
Differential Nonlinearity	DNL		$\pm 1$	LSB max
Gain Error	$G_{FSE}$	Using Internal Feedback Resistor	$\pm 2$	LSB max
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	$\pm 0.002$	%/% max
Output Leakage Current ( $I_{OUT}$ )	$I_{LKG}$	Digital Inputs = $V_{IL}$	$\pm 5$	nA max
<b>REFERENCE INPUT</b>				
Input Resistance	$R_{IN}$		7/15	k $\Omega$ min/max
<b>DIGITAL INPUTS</b>				
Digital Input HIGH	$V_{IH}$		2.4	V min
Digital Input LOW	$V_{IL}$		0.8	V max
Input Leakage Current	$I_{IL}$	$V_{IN} = 0V$ to $V_{DD}$	$\pm 1$	$\mu A$ max
<b>POWER SUPPLY</b>				
Supply Current	$I_{DD}$	Digital Inputs = $V_{IH}$ or $V_{IL}$	500	$\mu A$ max
		Digital Inputs = $0V$ to $V_{DD}$	100	$\mu A$ max

NOTE: Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

## ABSOLUTE MAXIMUM RATINGS

$V_{DD}$ to GND	0V, +7V
$V_{REF}$ to GND	$\pm 25V$
$V_{RFB}$ to GND	$\pm 25V$
Digital Input Voltage Range	-0.3V to $V_{DD}$
Output Voltage (Pin 3)	-0.3 V to $V_{DD}$
Operating Temperature Range	
AD	0°C to +70°C
U, UC	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
$\theta_{JA}$	+100°C/W
$\theta_{JC}$	+42°C/W


**CAUTION:** 1. Do not apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except  $V_{REF}$  (Pin 1) and  $R_{FB}$  (Pin 2). 2. The digital control inputs are ESD protected: however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. 3. Use proper anti-static handling procedures. 4. Absolute Maximum Ratings apply to both packaged devices. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

## PACKAGE/ORDERING INFORMATION

PRODUCT	INL	TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
DAC8043U	1LSB	-40°C to +85°C	8-pin SOIC	182
DAC8043UC	1/2LSB	-40°C to +85°C	8-pin SOIC	182

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## PIN CONFIGURATION



## ELECTROSTATIC DISCHARGE SENSITIVITY


Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

**Digital Inputs:** All digital inputs of the DAC8043 incorporate on-chip ESD protection circuitry. This protection is designed and has been tested to withstand five 2500V positive and negative discharges (100pF in series with 1500 $\Omega$ ) applied to each digital input.







**Analog Pins:** Each analog pin has been tested to Burr-Brown's analog ESD test consisting of five 1000V positive and negative discharges (100pF in series with 1500 $\Omega$ ) applied to each pin.  $V_{REF}$  and  $R_{FB}$  show some sensitivity.

## WRITE CYCLE TIMING DIAGRAM



# TYPICAL PERFORMANCE CURVES

At  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $I_{OUT} = GND = 0V$ ;  $T_A = \text{Full Temperature Range}$  specified under Absolute Maximum Ratings, unless otherwise noted.



# DISCUSSION OF SPECIFICATIONS

## RELATIVE ACCURACY

This term, also known as end point linearity or integral linearity, describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line, after zero and full scale errors have been adjusted to zero.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output when the input code changes by 1LSB. A differential nonlinearity specification of 1LSB maximum guarantees monotonicity.

## GAIN ERROR

Gain error is the difference between the full-scale DAC output and the ideal value. The ideal full scale output value for the DAC8043 is  $-(4095/4096)V_{REF}$ . Gain error may be adjusted to zero using external trims as shown in Figure 4.

## OUTPUT LEAKAGE CURRENT

The current which appears at  $I_{OUT}$  with the DAC loaded with all zeros.

## OUTPUT CAPACITANCE

The parasitic capacitance measured from  $I_{OUT}$  to GND.

## FEEDTHROUGH ERROR

The AC output error due to capacitive coupling from  $V_{REF}$  to  $I_{OUT}$  with the DAC loaded with all zeros.

## OUTPUT CURRENT SETTling TIME

The time required for the output current to settle to within  $\pm 0.01\%$  of final value for a full scale step.

## DIGITAL-TO-ANALOG GLITCH ENERGY

The integrated area of the glitch pulse measured in nanovolt-seconds. The key contributor to digital-to-analog glitch is charge injected by digital logic switching transients.

# CIRCUIT DESCRIPTION

Figure 1 shows a simplified schematic of a DAC8043. The current from the  $V_{REF}$  pin is switched between  $I_{OUT}$  and GND by 12 single-pole double-throw CMOS switches. This main-




FIGURE 1. Simplified Circuit Diagram for the DAC.

tains a constant current in each leg of the ladder regardless of the input code. The input resistance at  $V_{REF}$  is therefore constant and can be driven by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to  $\pm 20V$ .

A CMOS switch transistor, included in series with the ladder terminating resistor and in series with the feedback resistor,  $R_{FB}$ , compensates for the temperature drift of the ON resistance of the ladder switches.

Figure 2 shows an equivalent circuit for the DAC.  $C_{OUT}$  is the output capacitance due to the N-channel switches and varies from about 80pF to 110pF with digital input code. The current source  $I_{LKG}$  is the combination of surface and junction leakages to the substrate.  $I_{LKG}$  approximately doubles every  $10^{\circ}C$ .  $R_O$  is the equivalent output resistance of the D/A and it varies with input code.




FIGURE 2. Equivalent Circuit for the DAC.

# INSTALLATION

## ESD PROTECTION

All digital inputs of the DAC8043 incorporate on-chip ESD protection circuitry. This protection is designed to withstand 2.5kV (using the Human Body Model, 100pF and 1500 $\Omega$ ). However, industry standard ESD protection methods should be used when handling or storing these components. When not in use, devices should be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket potential before devices are removed.

## POWER SUPPLY CONNECTIONS

The DAC8043 is designed to operate on  $V_{DD} = +5V \pm 5\%$ . For optimum performance and noise rejection, power supply decoupling capacitors  $C_D$  should be added as shown in the application circuits. These capacitors (1 $\mu$ F tantalum recommended) should be located close to the D/A. Output op amp analog common (+ input) should be connected as near to the GND pins of the DAC8043 as possible.

## WIRING PRECAUTIONS

To minimize AC feedthrough when designing a PC board, care should be taken to minimize capacitive coupling between the  $V_{REF}$  lines and the  $I_{OUT}$  lines. Coupling from any of the digital control or data lines might degrade the glitch performance. Solder the DAC8043 directly into the PC board without a socket. Sockets add parasitic capacitance (which can degrade AC performance).

## AMPLIFIER OFFSET VOLTAGE

The output amplifier used with the DAC8043 should have low input offset voltage to preserve the transfer function linearity. The voltage output of the amplifier has an error component which is the offset voltage of the op amp multiplied by the “noise gain” of the circuit. This “noise gain” is equal to  $(R_F/R_O + 1)$  where  $R_O$  is the output impedance of the D/A  $I_{OUT}$  terminal and  $R_F$  is the feedback network impedance. The nonlinearity occurs due to the output impedance varying with code. If the 0 code case is excluded (where  $R_O = \text{infinity}$ ), the  $R_O$  will vary from  $R$  to  $3R$  providing a “noise gain” variation between  $4/3$  and  $2$ . In addition, the variation of  $R_O$  is nonlinear with code, and the largest steps in  $R_O$  occur at major code transitions where the worst differential nonlinearity is also likely to be experienced. The nonlinearity seen at the amplifier output is

$$2V_{OS} - 4V_{OS}/3 = 2V_{OS}/3.$$

Thus, to maintain good nonlinearity the op amp offset should be much less than  $1/2\text{LSB}$ .

## UNIPOLAR CONFIGURATION

Figure 3 shows DAC8043 in a typical unipolar (two-quadrant) multiplying configuration. The analog output values

DATA INPUT	ANALOG OUTPUT
MSB ↓                      ↓ LSB	
1111 1111 1111	$-V_{REF}$ (4095/4096)
1000 0000 0000	$-V_{REF}$ (2048/4096) = $-1/2V_{REF}$
0000 0000 0001	$-V_{REF}$ (1/4096)
0000 0000 0000	0 Volts

TABLE I. Unipolar Output Code.




FIGURE 3. Unipolar Configuration.

versus digital input code are listed in Table I. The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, or a dual amplifier such as the OPA2107.  $C_1$  provides phase compensation to minimize settling time and overshoot when using a high speed operational amplifier.

If an application requires the D/A to have zero gain error, the circuit shown in Figure 4 may be used. Resistor  $R_2$  induces a positive gain error greater than worst-case initial negative gain error. Trim resistor  $R_1$  provides a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by  $R_2$ .

## BIPOLAR CONFIGURATION

Figure 5 shows the DAC8043 in a typical bipolar (four-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table II.

The operational amplifiers used in this circuit can be single amplifiers such as the OPA602 or a dual amplifier such as the OPA2107.  $C_1$  provides phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. The bipolar offset resistors  $R_1$ – $R_2$  should be ratio-matched to 0.01% to ensure the specified gain error performance.

DATA INPUT	ANALOG OUTPUT
MSB ↓                      ↓ LSB	
1111 1111 1111	$+V_{REF}$ (2047/2048)
1000 0000 0001	$+V_{REF}$ (1/2048)
0000 0000 0000	0 Volts
0111 1111 1111	$-V_{REF}$ (1/2048)
0000 0000 0000	$-V_{REF}$ (2048/2048)

TABLE II. Bipolar Output Code.




FIGURE 4. Unipolar Configuration with Gain Trim.









FIGURE 5. Bipolar Configuration.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC8043U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 8043U	
DAC8043U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 8043U	
DAC8043UC	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 8043U C	
DAC8043UC/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 8043U C	
DAC8043UG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 8043U	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8043U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
DAC8043UC/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8043U/2K5	SOIC	D	8	2500	853.0	449.0	35.0
DAC8043UC/2K5	SOIC	D	8	2500	853.0	449.0	35.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated