



# Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- MONOLITHIC CHARGE MEASUREMENT A/D CONVERTER
- DIGITAL FILTER NOISE REDUCTION:  
3.2ppm, rms
- INTEGRAL LINEARITY:  
 $\pm 0.005\%$  Reading  $\pm 0.5\text{ppm}$  FSR
- HIGH PRECISION, TRUE INTEGRATING FUNCTION
- PROGRAMMABLE FULL-SCALE
- SINGLE SUPPLY
- CASCADABLE OUTPUT

## APPLICATIONS

- DIRECT PHOTODIODE DIGITIZATION
- CT SCANNER DAS
- INFRARED PYROMETER
- PRECISION PROCESS CONTROL
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS

Protected by US Patent #5841310


## DESCRIPTION

The DDC112 is a dual input, wide dynamic range, charge-digitizing analog-to-digital (A/D) converter with 20-bit resolution. Low-level current output devices, such as photosensors, can be directly connected to its inputs. Charge integration is continuous as each input uses two integrators; while one is being digitized, the other is integrating.

For each of its two inputs, the DDC112 combines current-to-voltage conversion, continuous integration, programmable full-scale range, A/D conversion, and digital filtering to achieve a precision, wide dynamic range digital result. In addition to the internal programmable full-scale ranges, external integrating capacitors allow an additional user-settable full-scale range of up to 1000pC.

To provide single-supply operation, the internal A/D converter utilizes a differential input, with the positive input tied to  $V_{REF}$ . When the integration capacitor is reset at the beginning of each integration cycle, the capacitor charges to  $V_{REF}$ . This charge is removed in proportion to the input current. At the end of the integration cycle, the remaining voltage is compared to  $V_{REF}$ .

The high-speed serial shift register which holds the result of the last conversion can be configured to allow multiple DDC112 units to be cascaded, minimizing interconnections. The DDC112 is available in an SO-28 or TQFP-32 package and is offered in two performance grades.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

AV <sub>DD</sub> to DV <sub>DD</sub> .....	-0.3V to +6V
AV <sub>DD</sub> to AGND .....	-0.3V to +6V
DV <sub>DD</sub> to DGND .....	-0.3V to +6V
AGND to DGND .....	±0.3V
V <sub>REF</sub> Voltage to AGND .....	-0.3V to AV <sub>DD</sub> + 0.3V
Digital Input Voltage to DGND .....	-0.3V to DV <sub>DD</sub> + 0.3V
Digital Output Voltage to DGND .....	-0.3V to DV <sub>DD</sub> + 0.3V
Package Power Dissipation .....	(T <sub>JMAX</sub> - T <sub>A</sub> )/θ <sub>JA</sub>
Maximum Junction Temperature (T <sub>JMAX</sub> ) .....	+150°C
Thermal Resistance, SO, θ <sub>JA</sub> .....	+150°C/W
Thermal Resistance, TQFP, θ <sub>JA</sub> .....	+100°C/W
Lead Temperature (soldering, 10s) .....	+300°C

NOTE: (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR	SPECIFICATION TEMPERATURE RANGE	PACKAGE-LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
DDC112U	±0.025% Reading ±1.0ppm FSR	-40°C to +85°C	SO-28	DW	DDC112U	Rails
"	"	"	"	"	DDC112U/1K	Tape and Reel
DDC112UK	±0.025% Reading ±1.0ppm FSR	0°C to +70°C	SO-28	DW	DDC112UK	Rails
"	"	"	"	"	DDC112UK/1K	Tape and Reel
DDC112Y	±0.025% Reading ±1.0ppm FSR	-40°C to +85°C	TQFP-32	PJT	DDC112Y/250	Tape and Reel
"	"	"	"	"	DDC112Y/2K	Tape and Reel
DDC112YK	±0.025% Reading ±1.0ppm FSR	0°C to +70°C	TQFP-32	PJT	DDC112YK/250	Tape and Reel
"	"	"	"	"	DDC112YK/2K	Tape and Reel

NOTES: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (/1K indicates 1000 devices per reel). Ordering 1000 pieces of DDC112U/1K will get a single 1000-piece Tape and Reel.

# ELECTRICAL CHARACTERISTICS


At  $T_A = +25^\circ\text{C}$ ,  $AV_{DD} = DV_{DD} = +5\text{V}$ , DDC112U, Y:  $T_{INT} = 500\mu\text{s}$ ,  $\text{CLK} = 10\text{MHz}$ , DDC112UK, YK:  $T_{INT} = 333.3\mu\text{s}$ ,  $\text{CLK} = 15\text{MHz}$ ,  $V_{REF} = +4.096\text{V}$ , continuous mode operation, and internal integration capacitors, unless otherwise noted.

PARAMETER	CONDITIONS	DDC112U, Y			DDC112UK, YK			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>ANALOG INPUTS</b>									
External, Positive Full-Scale Range 0	$C_{EXT} = 250\text{pF}$			1000			*	pC	
Internal, Positive Full-Scale Range 1		47.5	50	52.5	*	*	*	pC	
Range 2		95	100	105	*	*	*	pC	
Range 3		142.5	150	157.5	*	*	*	pC	
Range 4		190	200	210	*	*	*	pC	
Range 5		237.5	250	262.5	*	*	*	pC	
Range 6		285	300	315	*	*	*	pC	
Range 7		332.5	350	367.5	*	*	*	pC	
Negative Full-Scale Input		-0.4% of Positive FS					*	pC	
<b>DYNAMIC CHARACTERISTICS</b>									
Conversion Rate	Continuous Mode Non-Continuous Mode			2			3	kHz	
Integration Time, $T_{INT}$		500		1,000,000	333.3		*	$\mu\text{s}$	
Integration Time, $T_{INT}$		50			*		*	$\mu\text{s}$	
System Clock Input (CLK) Data Clock (DCLK)		1	10	12	*	*	15	MHz	
				12			15	MHz	
<b>ACCURACY</b>									
Noise, Low-Level Current Input <sup>(1)</sup>	$C_{SENSOR}^{(2)} = 0\text{pF}$ , Range 5 (250pC) $C_{SENSOR} = 25\text{pF}$ , Range 5 (250pC) $C_{SENSOR} = 50\text{pF}$ , Range 5 (250pC)		3.2			*		ppm of FSR <sup>(3)</sup> , rms ppm of FSR, rms ppm of FSR, rms	
			3.8			*			
			4.2	6.0		*	7		
Differential Linearity Error		$\pm 0.005\%$ Reading $\pm 0.5\text{ppm}$ FSR (max)					*		
Integral Linearity Error <sup>(4)</sup>		$\pm 0.005\%$ Reading $\pm 0.5\text{ppm}$ FSR (typ)					*		
		$\pm 0.025\%$ Reading $\pm 1.0\text{ppm}$ FSR (max)					*		
No Missing Codes			20			*		Bits	
Input Bias Current	$T_A = +25^\circ\text{C}$		0.1	10		*	*	pA	
Range Error	Range 5 (250pC)			5		*	*	% of FSR	
Range Error Match <sup>(5)</sup>	All Ranges		0.1	0.5		*	*	% of FSR	
Range Sensitivity to $V_{REF}$	$V_{REF} = 4.096 \pm 0.1\text{V}$		1:1			*	*		
Offset Error	Range 5, (250pC)		$\pm 200$			*	$\pm 600$	ppm of FSR	
Offset Error Match <sup>(5)</sup>			$\pm 100$			*	*	ppm of FSR	
DC Bias Voltage <sup>(6)</sup> (Input $V_{OS}$ )			$\pm 0.05$	$\pm 2$		*	*	mV	
Power-Supply Rejection Ratio			$\pm 25$	$\pm 200$		*	*	ppm of FSR/V	
Internal Test Signal			13			*	*	pC	
Internal Test Accuracy			$\pm 10$			*	*	%	
<b>PERFORMANCE OVER TEMPERATURE</b>									
Offset Drift	Applied to Sensor Input		$\pm 0.5$				$\pm 3^{(10)}$	ppm of FSR/ $^\circ\text{C}$	
Offset Drift Stability			$\pm 0.2$			*	$\pm 0.7^{(10)}$	ppm of FSR/minute	
DC Bias Voltage Drift			3			$\pm 1$		$\mu\text{V}/^\circ\text{C}$	
Input Bias Current Drift		$+25^\circ\text{C}$ to $+45^\circ\text{C}$	0.01	$1^{(10)}$		*	*	$\text{pA}/^\circ\text{C}$	
Input Bias Current		$T_A = +75^\circ\text{C}$	2	$50^{(10)}$		*	*	pA	
Range Drift <sup>(7)</sup>		Range 5 (250pC)	25			0	25	$50^{(10)}$	ppm/ $^\circ\text{C}$
Range Drift Match <sup>(5)</sup>	Range 5 (250pC)		$\pm 0.05$			*		ppm/ $^\circ\text{C}$	
<b>REFERENCE</b>									
Voltage		4.000	4.096	4.200	*	*	*	V	
Input Current <sup>(8)</sup>	$T_{INT} = 500\mu\text{s}$		150			225	275	$\mu\text{A}$	
<b>DIGITAL INPUT/OUTPUT</b>									
Logic Levels									
$V_{IH}$	$I_{OH} = -500\mu\text{A}$ $I_{OL} = 500\mu\text{A}$	4.0		$DV_{DD} + 0.3$	*		*	V	
$V_{IL}$		-0.3		+0.8	*		*	V	
$V_{OH}$		4.5			*		*	V	
$V_{OL}$				0.4			*	*	V
Input Current, $I_{IN}$			-10		+10	*		*	$\mu\text{A}$
Data Format <sup>(9)</sup>		Straight Binary				*			
<b>POWER-SUPPLY REQUIREMENTS</b>									
Power-Supply Voltage	$AV_{DD}$ and $DV_{DD}$	4.75		5.25	*		*	V	
Supply Current									
Analog Current	$AV_{DD} = +5\text{V}$		14.8			15.2		mA	
Digital Current	$DV_{DD} = +5\text{V}$		1.2			1.8		mA	
Total Power Dissipation			80	100		85	130	mW	
<b>TEMPERATURE RANGE</b>									
Specified Performance		-40		+85	0		+70	$^\circ\text{C}$	
Storage		-60		+100	*		*	$^\circ\text{C}$	

\* Specifications same as DDC112U, Y.

NOTES: (1) Input is less than 1% of full scale. (2)  $C_{SENSOR}$  is the capacitance seen at the DDC112 inputs from wiring, photodiode, etc. (3) FSR is Full-Scale Range. (4) A best-fit line is used in measuring linearity. (5) Matching between side A and side B, not input 1 to input 2. (6) Voltage produced by the DDC112 at its input which is applied to the sensor. (7) Range drift does not include external reference drift. (8) Input reference current decreases with increasing  $T_{INT}$  (see the *Voltage Reference* section). (9) Data format is Straight Binary with a small offset (see the *Data Retrieval* section). (10) Ensured by design but not production tested.


## PIN CONFIGURATION



## PIN DESCRIPTIONS

PIN	LABEL	DESCRIPTION
1	IN1	Input 1: analog input for Integrators 1A and 1B. The integrator that is active is set by the CONV input.
2	AGND	Analog Ground
3	CAP1B	External Capacitor for Integrator 1B
4	CAP1B	External Capacitor for Integrator 1B
5	CAP1A	External Capacitor for Integrator 1A
6	CAP1A	External Capacitor for Integrator 1A
7	AV <sub>DD</sub>	Analog Supply, +5V Nominal
8	TEST	Test Control Input. When HIGH, a test charge is applied to the A or B integrators on the next CONV transition.
9	CONV	Controls which side of the integrator is connected to input. In continuous mode; CONV HIGH → side A is integrating, CONV LOW → side B is integrating. CONV must be synchronized with CLK (see Figure 2).
10	CLK	System Clock Input, 10MHz Nominal
11	DCLK	Serial Data Clock Input. This input operates the serial I/O shift register.
12	DXMIT	Serial Data Transmit Enable Input. When LOW, this input enables the internal serial shift register.
13	DIN	Serial Digital Input. Used to cascade multiple DDC112s.
14	DV <sub>DD</sub>	Digital Supply, +5V Nominal
15	DGND	Digital Ground
16	DOUT	Serial Data Output, Hi-Z when DXMIT is HIGH
17	DVALID	Data Valid Output. A LOW value indicates valid data is available in the serial I/O register.
18	RANGE0	Range Control Input 0 (least significant bit)
19	RANGE1	Range Control Input 1
20	RANGE2	Range Control Input 2 (most significant bit)
21	AGND	Analog Ground
22	V <sub>REF</sub>	External Reference Input, +4.096V Nominal
23	CAP2A	External Capacitor for Integrator 2A
24	CAP2A	External Capacitor for Integrator 2A
25	CAP2B	External Capacitor for Integrator 2B
26	CAP2B	External Capacitor for Integrator 2B
27	AGND	Analog Ground
28	IN2	Input 2: analog input for Integrators 2A and 2B. The integrator that is active is set by the CONV input.

## PIN CONFIGURATION









## PIN DESCRIPTIONS

PIN	LABEL	DESCRIPTION	PIN	LABEL	DESCRIPTION
1	CAP1A	External Capacitor for Integrator 1A	15	DVALID	Data Valid Output. A LOW value indicates valid data is available in the serial I/O register.
2	CAP1A	External Capacitor for Integrator 1A	16	RANGE0	Range Control Input 0 (least significant bit)
3	AV <sub>DD</sub>	Analog Supply, +5V Nominal	17	RANGE1	Range Control Input 1
4	NC	No Connection	18	RANGE2	Range Control Input 2. (most significant bit)
5	NC	No Connection	19	NC	No Connection
6	TEST	Test Control Input. When HIGH, a test charge is applied to the A or B integrators on the next CONV transition.	20	NC	No Connection
7	CONV	Controls which side of the integrator is connected to input. In continuous mode; CONV HIGH side A is integrating, CONV LOW side B is integrating CONV must be synchronized with CLK (see text).	21	AGND	Analog Ground
8	CLK	System Clock Input, 10MHz Nominal	22	V <sub>REF</sub>	External Reference Input, +4.096V Nominal
9	DCLK	Serial Data Clock Input. This input operates the serial I/O shift register.	23	CAP2A	External Capacitor for Integrator 2A
10	DXMIT	Serial Data Transmit Enable Input. When LOW, this input enables the internal serial shift register.	24	CAP2A	External Capacitor for Integrator 2A
11	DIN	Serial Digital Input. Used to cascade multiple DDC112s.	25	CAP2B	External Capacitor for Integrator 2B
12	DV <sub>DD</sub>	Digital Supply, +5V Nominal	26	CAP2B	External Capacitor for Integrator 2B
13	DGND	Digital Ground	27	AGND	Analog Ground
14	DOUT	Serial Data Output, Hi-Z when <u>DXMIT</u> is HIGH	28	IN2	Input 2: analog input for Integrators 2A and 2B. The integrator that is active is set by the CONV input.
			29	IN1	Input 1: analog input for Integrators 1A and 1B. The integrator that is active is set by the CONV input.
			30	AGND	Analog Ground
			31	CAP1B	External Capacitor for Integrator 1B
			32	CAP1B	External Capacitor for Integrator 1B







# TYPICAL CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ , characterization done with Range 5 (250pC),  $T_{\text{INT}} = 500\mu\text{s}$ ,  $V_{\text{REF}} = +4.096$ ,  $AV_{\text{DD}} = DV_{\text{DD}} = +5\text{V}$ , and  $\text{CLK} = 10\text{MHz}$ , unless otherwise noted.



# TYPICAL CHARACTERISTICS (Cont.)

At  $T_A = +25^\circ\text{C}$ , characterization done with Range 5 (250pC),  $T_{INT} = 500\mu\text{s}$ ,  $V_{REF} = +4.096$ ,  $AV_{DD} = DV_{DD} = +5\text{V}$ , and  $\text{CLK} = 10\text{MHz}$ , unless otherwise noted.



# THEORY OF OPERATION

The basic operation of the DDC112 is illustrated in Figure 1. The device contains two identical input channels where each performs the function of current-to-voltage integration followed by a multiplexed analog-to-digital (A/D) conversion. Each input has two integrators so that the current-to-voltage integration can be continuous in time. The output of the four integrators are switched to one delta-sigma ( $\Delta\Sigma$ ) converter via a four input multiplexer. With the DDC112 in the continuous integration mode, the output of the integrators from one side of both of the inputs will be digitized while the other two integrators are in the integration mode as illustrated in the timing diagram in Figure 2. This integration and A/D conversion process is controlled by the system clock, CLK. With a 10MHz system clock, the integrator combined with the delta-sigma converter accomplishes a single 20-bit conversion in approximately 220 $\mu$ s. The results from side A and side B of each signal input are stored in a serial output shift register.

The  $\overline{\text{DVALID}}$  output goes LOW when the shift register contains valid data.

The digital interface of the DDC112 provides the digital results via a synchronous serial interface consisting of a data clock (DCLK), a transmit enable pin ( $\overline{\text{DXMIT}}$ ), a valid data pin ( $\overline{\text{DVALID}}$ ), a serial data output pin (DOUT), and a serial data input pin (DIN). The DDC112 contains only one A/D converter, so the conversion process is interleaved between the two inputs, as shown in Figure 2. The integration and conversion process is fundamentally independent of the data retrieval process. Consequently, the CLK frequency and DCLK frequencies need not be the same. DIN is only used when multiple converters are cascaded and should be tied to DGND otherwise. Depending on  $T_{\text{INT}}$ , CLK, and DCLK, it is possible to daisy-chain over 100 converters. This greatly simplifies the interconnection and routing of the digital outputs in cases where a large number of converters are needed.




FIGURE 1. Block Diagram.




FIGURE 2. Basic Integration and Conversion Timing for the DDC112 (continuous mode).



## DEVICE OPERATION

### Basic Integration Cycle

The fundamental topology of the front end of the DDC112 is a classical analog integrator, as shown in Figure 3. In this diagram, only Input 1 is shown. This representation of the input stage consists of an operational amplifier, a selectable feedback capacitor network ( $C_F$ ), and several switches that implement the integration cycle. The timing relationships of all of the switches shown in Figure 3 are illustrated in Figure 4. Figure 4 is used to conceptualize the operation of the integrator input stage of the DDC112 and should not be used as an exact timing tool for design. Block diagrams of the reset, integrate, converter, and wait states of the integrator section of the DDC112 are shown in Figure 5. This internal switching network is controlled externally with the convert command (CONV), range selection pins (RANGE0-RANGE2), and the system clock (CLK). For the best noise performance, CONV must be synchronized with the rising edge of CLK. It is recommended CONV toggle within  $\pm 10$ ns of the rising edge of CLK.

The noninverting inputs of the integrators are internally referenced to ground. Consequently, the DDC112 analog ground should be as clean as possible. The range switches, along with the internal and external capacitors ( $C_F$ ) are shown in parallel between the inverting input and output of the operational amplifier. Table I shows the value of the integration capacitor ( $C_F$ ) for each range. At the beginning of a conversion, the switches  $S_{A/D}$ ,  $S_{INTA}$ ,  $S_{INTB}$ ,  $S_{REF1}$ ,  $S_{REF2}$ , and  $S_{RESET}$  are set (see Figure 4).

At the completion of an A/D conversion, the charge on the integration capacitor ( $C_F$ ) is reset with  $S_{REF1}$  and

RANGE2	RANGE1	RANGE0	$C_F$ (pF, typ)	INPUT RANGE (pC, typ)
0	0	0	External 12.5 to 250	Up to 1000
0	0	1	12.5	-0.2 to 50
0	1	0	25	-0.4 to 100
0	1	1	37.5	-0.6 to 150
1	0	0	50	-0.8 to 200
1	0	1	62.5	-0.1 to 250
1	1	0	75	-1.2 to 300
1	1	1	87.5	-1.4 to 350

TABLE I. Range Selection of the DDC112.

$S_{RESET}$  (see Figures 4 and 5a). This is done during the reset time. In this manner, the selected capacitor is charged to the reference voltage,  $V_{REF}$ . Once the integration capacitor is charged,  $S_{REF1}$  and  $S_{RESET}$  are switched so that  $V_{REF}$  is no longer connected to the amplifier circuit while it waits to begin integrating (see Figure 5b). With the rising edge on CONV,  $S_{INTA}$  closes which begins the integration of Channel A. This puts the integrator stage into its integrate mode (see Figure 5c).

Charge from the input signal is collected on the integration capacitor causing the voltage output of the amplifier to decrease. A falling edge CONV stops the integration by switching the input signal from side A to side B ( $S_{INTA}$  and  $S_{INTB}$ ). Prior to the falling edge of CONV, the signal on side B was converted by the A/D converter and reset during the time that side A was integrating. With the falling edge of CONV, side B starts integrating the input signal. Now the output voltage of side A's operational amplifier is presented to the input of the  $\Delta\Sigma$  A/D converter (see Figure 5d).




FIGURE 3. Basic Integrator Configuration for Input 1 Shown with a 250pC ( $C_F = 62.5$ pF) Input Range.




FIGURE 4. Basic Integrator Timing Diagram as Illustrated in Figure 3.




FIGURE 5. Diagrams for the Four Configurations of the Front End Integrators of the DDC112.

## Determining the Integration Capacitor ( $C_F$ ) Value

The value of the integrator's feedback capacitor, the integration period, and the reference voltage determine the positive full-scale (+FS) value of the DDC112. The approximate positive full-scale value of the DDC112 is given by the following equations:

$$Q_{IN} = I_{IN} \times T_{INT}$$

$$Q_{FS} = (0.96) V_{REF} \times C_F$$

$$I_{FS} = \frac{(0.96) V_{REF} \times C_F}{T_{INT}}$$

or

$$C_F = \frac{I_{FS} \times T_{INT}}{(0.96) V_{REF}}$$

The 0.96 factor allows the front end integrators to reach full-scale without having to completely swing to ground. The negative full-scale (–FS) range is approximately 0.4% of the positive full-scale range. For example, Range 5 has a nominal +FS range of 250pC. The –FS range is then approximately –1pC. This relationship holds for external capacitors as well and is independent of  $V_{REF}$  (for  $V_{REF}$  within the allowable range, see the Electrical Characteristics table).

## Integration Capacitors

There are seven different capacitors available on-chip for each side of each channel in the DDC112. These internal capacitors are trimmed in production to achieve the specified performance for range error of the DDC112. The range control pins (RANGE0-RANGE2) change the capacitor value for all four integrators. Consequently, both inputs and both sides of each input will always have the same full-scale range unless external capacitors are used.

External integration capacitors may be used instead of the internal capacitors values by setting [RANGE2-RANGE0 = 000]. The external capacitor pin connections are summarized in Table II. Usually, all four external capacitors are equal in value; however, it is possible to have differing pairs of external capacitors between Input 1 and Input 2 of the DDC112. Regardless of the selected value of the capacitor, it is strongly recommended that the capacitors for sides A and B be the same.

EXTERNAL CAPACITOR PINS		INTEGRATOR	
DDC112U, UK	DDC112Y, YK	Channel	Side
5 and 6	1 and 2	1	A
3 and 4	31 and 32	1	B
23 and 24	23 and 24	2	A
25 and 26	25 and 26	2	B

TABLE II. External Capacitor Connections with Range Configuration of RANGE2-RANGE0 = 000.

Since the range accuracy depends on the characteristics of the integration capacitor, they must be carefully selected. An external integration capacitor should have low-voltage coefficient, temperature coefficient, memory, and leakage current. The optimum selection depends on the requirements of the specific application. Suitable types include chip-on-glass (COG) ceramic, polycarbonate, polystyrene, and silver mica.

## Voltage Reference

The external voltage reference is used to reset the integration capacitors before an integration cycle begins. It is also used by the  $\Delta\Sigma$  converter while the converter is measuring the voltage stored on the integrators after an integration cycle ends. During this sampling, the external reference must supply charge needed by the  $\Delta\Sigma$  converter. For an integration time of 500 $\mu$ s, this charge translates to an average  $V_{REF}$  current of approximately 150 $\mu$ A. The amount of charge needed by the  $\Delta\Sigma$  converter is independent of the integration time; therefore, increasing the integration time lowers the average current. For example, an integration time of 1000 $\mu$ s lowers to average  $V_{REF}$  current to 75 $\mu$ A.

It is critical that  $V_{REF}$  be stable during the different modes of operation in Figure 5. The  $\Delta\Sigma$  converter measures the voltage on the integrator with respect to  $V_{REF}$ . Since the integrator's capacitors are initially reset to  $V_{REF}$ , any droop in  $V_{REF}$  from the time the capacitors are reset to the time when the converter measures the integrator's output will introduce an offset. It is also important that  $V_{REF}$  be stable over longer periods of time as changes in  $V_{REF}$  correspond directly to changes in the full-scale range. Finally,  $V_{REF}$  should introduce as little additional noise as possible.

For reasons mentioned above, it is strongly recommended that the external reference source be buffered with an operational amplifier, as shown in Figure 6. In this circuit, the voltage reference is generated by a 4.096V reference.




FIGURE 6. Recommended External Voltage Reference Circuit for Best Low-Noise Operation with the DDC112.

A low-pass filter to reduce noise connects it to an operational amplifier configured as a buffer. This amplifier should have a unity-gain bandwidth greater than 4MHz, low noise, and input/output common-mode ranges that support  $V_{REF}$ . Following the buffer are capacitors placed close to the DDC112  $V_{REF}$  pin. Even though the circuit in Figure 6 might appear to be unstable due to the large output capacitors, it works well for most operational amplifiers. It is NOT recommended that series resistance be placed in the output lead to improve stability since this can cause droop in  $V_{REF}$  which produces large offsets.

### DDC112 Frequency Response

The frequency response of the DDC112 is set by the front end integrators and is that of a traditional continuous time integrator, as shown in Figure 7. By adjusting  $T_{INT}$ , the user can change the 3dB bandwidth and the location of the notches in the response. The frequency response of the  $\Delta\Sigma$  converter that follows the front end integrator is of no consequence because the converter samples a held signal from the integrators. That is, the input to the  $\Delta\Sigma$  converter is always a DC signal. Since the output of the front end integrators are sampled, aliasing can occur. Whenever the frequency of the input signal exceeds one-half of the sampling rate, the signal will *fold* back down to lower frequencies.

### Test Mode

When TEST is used, pins IN1 and IN2 are grounded and *packets* of approximately 13pC charge are transferred to the




FIGURE 7. Frequency Response of the DDC112.

integration capacitors of both Input 1 and Input 2. This fixed charge can be transferred to the integration capacitors either once during an integration cycle or multiple times. In the case where multiple packets are transferred during one integration period, the 13pC charge is additive. This mode can be used in both the continuous and noncontinuous mode timing. The timing diagrams for test mode are shown in Figure 8. The top three lines in Figure 8 define the timing when one packet of 13pC is sent to the integration capacitors. The bottom three lines define the timing when multiple packets are sent to the integration capacitors.




FIGURE 8. Timing Diagram of the Test Mode of the DDC112.

SYMBOL	DESCRIPTION	CLK = 10MHz			CLK = 15MHz			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_1$	Setup Time for Test Mode Enable	100			100			ns
$t_2$	Setup Time for Test Mode Disable	100			100			ns
$t_3$	Hold Time for Test Mode Enable	100			100			ns
$t_4$	From Rising Edge of TEST to the Edge of CONV while Test Mode Enabled	5.4			3.6			$\mu$ s
$t_5$	Rising Edge to Rising Edge of TEST	5.4			3.6			$\mu$ s

TABLE III. Timing for the DDC112 in the Test Mode.

TEST and CONV work together to implement this feature. The test mode is entered when TEST is HIGH prior to a CONV edge. At that point, a CONV edge triggers the grounding of the analog inputs and the switching of 13pC packets of charge onto the integration capacitors. If TEST is kept HIGH through at least two conversions (that is, a rise and fall of CONV), all four integrators will be charged with a 13pC packet. At the end of each conversion, the voltage at the output of the integrators is digitized as discussed in the *Continuous and Non-Continuous Operational Modes* section of this data sheet. The test mode is exited when TEST is LOW and a CONV edge occurs.

Once the test mode is entered as described above, TEST can cycle as many times as desired. When this is done, additional 13pC packets are added on the rising edge of TEST to the existing charge on the integrator capacitors. Multiple charge packets can be added in this way as long as the TEST pin is not LOW when CONV toggles.

### DIGITAL ISSUES

The digital interface of the DDC112 provides the digital results via a synchronous serial interface consisting of a data clock (DCLK), a transmit enable pin ( $\overline{\text{DXMIT}}$ ), a valid data pin ( $\overline{\text{DVALID}}$ ), a serial data output pin (DOUT), and a serial data input pin (DIN). The DDC112 contains only one A/D converter, so the conversion process is interleaved between the two inputs (see Figure 2). The integration and conversion process is fundamentally independent of the data retrieval process. Consequently, the CLK frequency and DCLK frequencies need not be the same. DIN is used when multiple converters are cascaded. Cascading or *daisy-chaining* greatly simplifies the interconnection and routing of the digital outputs in cases where a large number of converters are needed. Refer to the *Cascading Multiple Converters* section of this data sheet for more detail.

The conversion rate of the DDC112 is set by a combination of the integration time (determined by the user) and the speed of the A/D conversion process. The A/D conversion time is primarily a function of the system clock (CLK) speed. One A/D conversion cycle encompasses the conversion of two signals (one from each input of the DDC112) and reset time for each of the integrators involved in the two conversions. In most situations, the A/D conversion time is shorter than the integration time. If this condition exists, the DDC112 will operate in the continuous mode. When the DDC112 is in the continuous mode, the sensor output is continuously integrated by one of the two sides of each input.

In the event that the A/D conversion takes longer than the integration time, the DDC112 will switch into a noncontinuous mode. In noncontinuous mode, the A/D converter is not able to keep pace with the speed of the integration process. Consequently, the integration process is periodically halted until the digitizing process catches up. These two basic modes of operation for the DDC112—continuous and non-continuous modes—are described in the *Continuous and Noncontinuous Operational Modes* section of this data sheet.

### Continuous and Non-Continuous Operational Modes

The state diagram of the DDC112 is shown in Figure 9. In all, there are 8 states. Table IV provides a brief explanation of each of the states.




FIGURE 9. State Diagram.

STATE	MODE	DESCRIPTION
1	Ncont	Complete m/r/az of side A, then side B (if previous state is state 4). Initial power-up state when CONV is initially held HIGH.
2	Ncont	Prepare side A for integration.
3	Cont	Integrate on side A.
4	Cont	Integrate on side B; m/r/az on side A.
5	Cont	Integrate on side A; m/r/az on side B.
6	Cont	Integrate on side B.
7	Ncont	Prepare side B for integration.
8	Ncont	Complete m/r/az of side B, then side A (if previous state is state 5). Initial power-up state when CONV is initially held LOW.

TABLE IV. State Descriptions.

Four signals are used to control progression around the state diagram: CONV and mbsy and their complements. The state machine uses the level as opposed to the edges of CONV to control the progression. mbsy is an internally-generated signal not available to the user. It is active whenever a measurement/reset/auto-zero (m/r/az) cycle is in progress.

During the cont mode, mbsy is not active when CONV toggles. The non-integrating side is always ready to begin integrating when the other side finishes its integration. Consequently, keeping track of the current status of CONV is all that is needed to know the current state. Cont mode operation corresponds to states 3-6. Two of the states, 3 and 6, only perform an integration (no m/r/az cycle).

mbsy becomes important when operating in the ncont mode; states 1, 2, 7, and 8. Whenever CONV is toggled while mbsy is active, the DDC112 will enter or remain in either ncont state 1 (or 8). After mbsy goes inactive, state 2 (or 7) is entered. This state prepares the appropriate side for integration. As mentioned above, in the ncont states, the inputs to the DDC112 are grounded.

One interesting observation from the state diagram is that the integrations always alternate between sides A and B. This relationship holds for any CONV pattern and is independent of the mode. States 2 and 7 insure this relationship during the ncont mode.

When power is first applied to the DDC112, the beginning state is either 1 or 8, depending on the initial level of CONV. For CONV held HIGH at power-up, the beginning state is 1. Conversely, for CONV held LOW at power-up, the beginning state is 8. In general, there is a symmetry in the state diagram between states 1-8, 2-7, 3-6, and 4-5. Inverting CONV results in the states progressing through their symmetrical match.

## TIMING EXAMPLES

### Cont Mode

A few timing diagrams will now be discussed to help illustrate the operation of the state machine. These are shown in Figures 10 through 19. Table V gives generalized timing specifications in units of CLK periods. Values in  $\mu\text{s}$  for

Table V can be easily found for a given CLK. For example, if  $\text{CLK} = 10\text{MHz}$ , then a CLK period =  $0.1\mu\text{s}$ .  $t_6$  in Table V would then be  $479.4\mu\text{s}$ .

SYMBOL	DESCRIPTION	VALUE (CLK periods)
$t_6$	Cont mode m/r/az cycle.	4794
$t_7$	Cont mode data ready.	4212 ( $t_{\text{INT}} > 4794$ )
		$4212 \pm 3$ ( $t_{\text{INT}} = 4794$ )
$t_8$	1st ncont mode data ready.	$4212 \pm 3$
$t_9$	2nd ncont mode data ready.	4548
$t_{10}$	Ncont mode m/r/az cycle.	9108

TABLE V. Timing Specifications Generalized in CLK Periods.

Figure 10 shows a few integration cycles beginning with initial power-up for a cont mode example. The top signal is CONV and is supplied by the user. The next line indicates the current state in the state diagram. The following two traces show when integrations and measurement cycles are underway. The internal signal mbsy is shown next. Finally,  $\overline{\text{DVALID}}$  is given. As described in the data sheet,  $\overline{\text{DVALID}}$  goes active LOW when data is ready to be retrieved from the DDC112. It stays LOW until  $\overline{\text{DXMIT}}$  is taken LOW by the user. In Figure 10 and the following timing diagrams, it is assumed that  $\overline{\text{DXMIT}}$  is taken LOW soon after  $\overline{\text{DVALID}}$  goes LOW. The text below the  $\overline{\text{DVALID}}$  pulse indicates the side of the data and arrows help match the data to the corresponding integration. The signals shown in Figures 10 through 19 are drawn at approximately the same scale.

In Figure 10, the first state is ncont state 1. The DDC112 always powers up in the ncont mode. In this case, the first state is 1 because CONV is initially HIGH. After the first two states, cont mode operation is reached and the states begin toggling between 4 and 5. From now on, the input is being continuously integrated, either by side A or side B. The time needed for the m/r/az cycle,  $t_6$ , is the same time that




FIGURE 10. Continuous Mode Timing (CONV HIGH at power-up).



determines the boundary between the cont and ncont modes described earlier in the Overview section.  $\overline{\text{DVALID}}$  goes LOW after CONV toggles in time  $t_7$ , indicating that data is ready to be retrieved. As shown in Figure 10, there are two values for  $t_7$ , depending on  $T_{\text{INT}}$ . The reason for this will be discussed in the Special Considerations section.

Figure 11 shows the result of inverting the logic level of CONV. The only difference is in the first three states. Afterwards, the states toggle between 4 and 5 just as in the previous example. Figure 12 shows the timing diagram of the internal operations occurring during continuous mode operation.




FIGURE 11. Continuous Mode Timing (CONV LOW at power-up).




FIGURE 12. Timing Diagram of the Internal Operation in Continuous Mode of the DDC112.

SYMBOL	DESCRIPTION	CLK = 10MHz			CLK = 15MHz			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$T_{\text{INT}}$	Integration Period (continuous mode)	500		1,000,000	333		1,000,000	$\mu\text{s}$
$t_{12}$	A/D Conversion Time (internally controlled)		202.2			134.8		$\mu\text{s}$
$t_{13}$	A/D Conversion Reset Time (internally controlled)		13.2			8.8		$\mu\text{s}$
$t_{14}$	Integrator and A/D Conversion Reset Time (internally controlled)		61.8			41.2		$\mu\text{s}$

TABLE VI. Timing for the Internal Operation in the Continuous Mode.

## Ncont Mode

Figure 13 illustrates operation in the ncont mode. The integrations come in pairs (that is, sides A/B or sides B/A) followed by a time during which no integrations occur. During that time, the previous integrations are being measured, reset and auto-zeroed. Before the DDC112 can advance to states 3 or 6, both sides A and B must be finished with the m/r/az cycle which takes time  $t_{10}$ . When the m/r/az cycles are completed, time  $t_{11}$  is needed to prepare the next side for integration. This time is required for the ncont mode because the m/r/az cycle of the ncont mode is slightly different from that of the cont mode. After the first integration ends,  $\overline{\text{DVALID}}$  goes LOW in time  $t_8$ . This is the

same time as in the cont mode. The second data will be ready in time  $t_9$  after the first data is ready. One result of the naming convention used in this application bulletin is that when the DDC112 is operating in the ncont mode, it passes through both ncont mode states and cont mode states. For example, in Figure 13, the state pattern is 3, 4, 1, 2, 3, 4, 1, 2, 3, 4...where 3 and 4 are cont mode states. Ncont mode by definition means that for some portion of the time, neither side A nor B is integrating. States that perform an integration are labeled cont mode states while those that do not are called ncont mode states. Since integrations are performed in the ncont mode, just not continuously, some cont mode states must be used in an ncont mode state pattern.




FIGURE 13. Non-Continuous Mode Timing.






FIGURE 14. Conversion Detail for the Internal Operation of the Non-Continuous Mode with Side A Integrated First.

SYMBOL	DESCRIPTION	CLK = 10MHz			CLK = 15MHz			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$T_{INT}$	Integration Time (noncontinuous mode)	50		1,000,000	50		1,000,000	$\mu$ s
$t_{12}$	A/D Conversion Time (internally controlled)		202.2			134.8		$\mu$ s
$t_{13}$	A/D Conversion Reset Time (internally controlled)		13.2			8.8		$\mu$ s
$t_{15}$	Integrator and A/D Conversion Reset Time (internally controlled)		37.8			25.2		$\mu$ s
$t_{16}$	Total A/D Conversion and Rest Time (internally controlled)		910.8			607.2		$\mu$ s
$t_{17}$	Release Time	24			24			$\mu$ s

TABLE VII. Internal Timing for the DDC112 in the Non-Continuous Mode.




FIGURE 15. Internal Operation Timing Diagram of the Non-Continuous Mode with Side B Integrated First.

Looking at the state diagram, one can see that the CONV pattern needed to generate a given state progression is not unique. Upon entering states 1 or 8, the DDC112 remains in those states until mbsy goes LOW, independent of CONV. As long as the m/r/az cycle is underway, the state machine ignores CONV (see Figure 9). The top two signals are different CONV patterns that produce the same state. This feature can be a little confusing at first, but it does allow flexibility in generating ncont mode CONV patterns. For example, the DDC112 Evaluation Fixture operates in the ncont mode by generating a square wave with pulse width  $< t_6$ . Figure 17 illustrates operation in the ncont mode using

a 50% duty cycle CONV signal with  $T_{INT} = 1620$  CLK periods. Care must be exercised when using a square wave to generate CONV. There are certain integration times that must be avoided since they produce very short intervals for state 2 (or state 7 if CONV is inverted). As seen in the state diagram, the state progresses from 2 to 3 as soon as CONV is HIGH. The state machine does not insure that the duration of state 2 is long enough to properly prepare the next side for integration ( $t_{11}$ ). This must be done by the user with proper timing of CONV. For example, if CONV is a square wave with  $T_{INT} = 3042$  CLK periods, state 2 will only be 18 CLK periods long, therefore,  $t_{11}$  will not be met.




FIGURE 16. Equivalent CONV Signals in Non-Continuous Mode.




FIGURE 17. Non-Continuous Mode Timing with a 50% Duty Cycle CONV Signal.

## Changing Between Modes

Changing from the cont to ncont mode occurs whenever  $T_{INT} < t_6$ . Figure 18 shows an example of this transition. In this figure, the cont mode is entered when the integration on side A is completed before the m/r/az cycle on side B is complete. The DDC112 completes the measurement on sides B and A during states 8 and 7 with the input signal shorted to ground. Ncont integration begins with state 6.

Changing from the ncont to cont mode occurs when  $T_{INT}$  is increased so that  $T_{INT}$  is always  $\geq t_6$  (see Figure 14). With a longer  $T_{INT}$ , the m/r/az cycle has enough time to finish before the next integration begins and continuous integration of the input signal is possible. For the special case of the very first integration when changing to the cont mode,  $T_{INT}$  can be  $< t_6$ . This is allowed because there is no simultaneous m/r/az cycle on the side B during state 3—there is no need to wait for it to finish before ending the integration on side A.




FIGURE 18. Changing from Continuous Mode to Non-Continuous Mode.




FIGURE 19. Changing from Non-Continuous Mode to Continuous Mode.

# SPECIAL CONSIDERATIONS

## NCONT MODE INTEGRATION TIME

The DDC112 uses a relatively fast clock. For  $CLK = 10\text{MHz}$ , this allows  $T_{INT}$  to be adjusted in steps of  $100\text{ns}$  since CONV should be synchronized to CLK. However, for the internal measurement, reset and auto-zero operations, a slower clock is more efficient. The DDC112 divides CLK by six and uses this slower clock with a period of  $600\text{ns}$  to run the m/r/az cycle and data ready logic.

Because of the divider, it is possible for the integration time to be a non-integer number of slow clock periods. For example, if  $T_{INT} = 5000$  CLK periods ( $500\mu\text{s}$  for  $CLK = 10\text{MHz}$ ), there will be  $833 \frac{1}{3}$  slow clocks in an integration period. This non-integer relationship between  $T_{INT}$  and the slow clock period causes the number of rising and falling slow clock edges within an integration period to change from integration to integration. The digital coupling of these edges to the integrators will in turn change from integration to integration which produces noise. The change in the clock edges is not random, but will repeat every 3 integrations. The coupling noise on the integrators appears as a tone with a frequency equal to the rate at which the coupling repeats.

To avoid this problem in cont mode, the internal slow clock is shut down after the m/r/az cycle is complete when it is no longer needed. It starts up again just after the next integration begins. Since the slow clock is always off when CONV toggles, the same number of slow clock edges fall within an integration period regardless of its length. Therefore,  $T_{INT} \geq 4794$  CLK periods will not produce the coupling problem described above.

For the ncont mode however, the slow clock must always be left running. The m/r/az cycle is not completed before an integration ends. It is then possible to have digital coupling to the integrators. The digital coupling noise depends heavily on the layout of the printed circuit board used for the DDC112. For solid grounds and power supplies with good bypassing, it is possible to greatly reduce the coupling. However, for ensuring the best performance in the ncont mode, the integration time should be chosen to be an integer multiple of  $1/(2f_{\text{SLOWCLOCK}})$ . For  $CLK = 10\text{MHz}$ , the integration time should be an integer multiple of  $300\text{ns}$ — $T_{INT} = 100\mu\text{s}$  is not. A better choice would be  $T_{INT} = 99\mu\text{s}$ .

## DATA READY

The  $\overline{DVALID}$  signal which indicates that data is ready is generated using the internal slow clock. The phase relationship between this clock and CLK is set when power is first applied and is random. Since CONV is synchronized with CLK, it will have a random phase relationship with respect to the slow clock. When  $T_{INT} > t_6$ , the slow clock will temporarily shut down as described above. This shutdown process synchronizes the internal clock with CONV so that the time between when CONV toggles to when  $\overline{DVALID}$  goes LOW ( $t_7$  and  $t_8$ ) is fixed.

For  $T_{INT} \leq t_6$ , the internal slow clock, is not allowed to shut down and the synchronization never occurs. Therefore, the time between CONV toggling and  $\overline{DVALID}$  indicating data is ready has uncertainty due to the random phase relationship between CONV and the slow clock. This variation is  $\pm 1/(2f_{\text{SLOWCLOCK}})$  or  $\pm 3/f_{\text{CLK}}$ . The timing to the second  $\overline{DVALID}$  in the ncont mode will not have a variation since it is triggered off the first data ready ( $t_9$ ) and both are derived from the slow clock.

Polling  $\overline{DVALID}$  to determine when data is ready eliminates any concern about the variation in timing since the readback is automatically adjusted as needed. If the data readback is triggered off the toggling of CONV directly (instead of polling), then waiting the maximum value of  $t_7$  or  $t_8$  insures that data will always be ready before readback occurs.

## Data Retrieval

In the continuous and noncontinuous modes of operation, the data from the last conversion is available for retrieval with the falling edge of  $\overline{DVALID}$  (see Figure 22). The falling edge of  $\overline{DXMIT}$  in combination with the data clock (DCLK) will initiate the serial transmission of the data from the DDC112. Typically, data is retrieved from the DDC112 as soon as  $\overline{DVALID}$  falls and completed before the next CONV transition from HIGH to LOW or LOW to HIGH occurs. If this is not the case, care should be taken to stop activity on DCLK and consequently DOUT by at least  $10\mu\text{s}$  around a CONV transition. If this caution is ignored it is possible that the integration that is being initiated by CONV will have additional noise introduced.

The serial output data at DOUT is transmitted in Straight Binary Code per Table VIII. An output offset has been built into the DDC112 to allow for the measurement of input signals near and below zero. Board leakage up to  $\approx -0.4\%$  of the positive full-scale can be tolerated before the digital output clips to all zeroes.

CODE	INPUT SIGNAL
1111 1111 1111 1111 1111	FS
1111 1111 1111 1111 1110	FS - 1LSB
0000 0001 0000 0000 0001	+1LSB
0000 0001 0000 0000 0000	Zero
0000 0000 0000 0000 0000	-0.4% FS

TABLE VIII. Straight Binary Code Table.

## Cascading Multiple Converters

Multiple DDC112 units can be connected in serial or parallel configurations, as illustrated in Figures 20 and 21.

DOUT can be used with DIN to *daisy-chain* several DDC112 devices together to minimize wiring. In this mode of operation, the serial data output is shifted through multiple DDC112s, as illustrated in Figure 20.

$R_{\text{PULLUP}}$  prevents DIN from floating when  $\overline{DXMIT}$  is HIGH. Care should be taken to keep the capacitive load on DOUT as low as possible when running  $CLK=15\text{MHz}$ .




FIGURE 20. Daisy-Chained DDC112s.




FIGURE 21. DDC112 in Parallel Operation.




FIGURE 22. Digital Interface Timing Diagram for Data Retrieval From a Single DDC112.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{18}$	Propagation Delay from Rising Edge of CLK to $\overline{\text{DVALID}}$ LOW	30			ns
$t_{19}$	Propagation Delay from $\overline{\text{DXMIT}}$ LOW to $\overline{\text{DVALID}}$ HIGH	30			ns
$t_{20}$	Setup Time from DCLK LOW TO $\overline{\text{DXMIT}}$ LOW		20		ns
$t_{21}$	Propagation Delay from $\overline{\text{DXMIT}}$ LOW to Valid DOUT			30	ns
$t_{22}$	Hold Time that DOUT is Valid After Falling Edge of DCLK	5			ns
$t_{23}$	Propagation Delay from $\overline{\text{DXMIT}}$ HIGH to DOUT Disabled		30		ns
$t_{22A}^{(1)}$	Propagation Delay from Falling Edge of DCLK to Valid DOUT			25	ns
$t_{22B}^{(2)}$	Propagation Delay from Falling Edge of DCLK to Valid DOUT			30	ns

NOTES: (1) Applies to DDC112UK, YK only, with a maximum load of one DDC112UK, YK DIN (4pF typical) with an additional load of (5pF || 100k $\Omega$ ). (2) Applies to DDC112U, Y only, with a maximum load of one DDC112U, Y DIN (4pF typical) with an additional load of (5pF || 100k $\Omega$ ).

TABLE IX. Timing for the DDC112 Data Retrieval.




FIGURE 23. Timing Diagram When Using the DIN Function of the DDC112.

SYMBOL	DESCRIPTION	CLK = 10MHz			CLK = 15MHz			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>24</sub>	Set-Up Time From DIN to Rising Edge of DCLK	10			5			ns
t <sub>25</sub>	Hold Time For DIN After Rising Edge of DCLK	10			10			ns
t <sub>26</sub>	Hold Time for $\overline{DXMIT}$ HIGH Before Falling Edge of $\overline{DVALID}$	2			1.33			μs

TABLE X. Timing for the DDC112 Data Retrieval Using DIN.

### RETRIEVAL BEFORE CONV TOGGLES (CONTINUOUS MODE)

This is the most straightforward method. Data retrieval begins soon after  $\overline{DVALID}$  goes LOW and finishes before CONV toggles, see Figure 24. For best performance, data retrieval must stop t<sub>28</sub> before CONV toggles. This method is the most appropriate for longer integration times. The maximum time available for readback is T<sub>INT</sub> - t<sub>27</sub> - t<sub>28</sub>. For DCLK and CLK = 10MHz, the maximum number of DDC112s that can be daisy-chained together is:

$$\frac{T_{INT} - 431.2\mu s}{40\tau_{DCLK}}$$

Where  $\tau_{DCLK}$  is the period of the data clock. For example, if T<sub>INT</sub> = 1000μs and DCLK = 10MHz, the maximum number of DDC112s is:


$$\frac{1000\mu s - 431.2\mu s}{(40)(100ns)} = 142.2 \rightarrow 142 \text{ DDC112s}$$

### RETRIEVAL AFTER CONV TOGGLES (CONTINUOUS MODE)

For shorter integration times, more time is available if data retrieval begins after CONV toggles and ends before the new data is ready. Data retrieval must wait t<sub>29</sub> after CONV toggles before beginning. Figure 25 shows an example of this. The maximum time available for retrieval is t<sub>27</sub> - t<sub>29</sub> - t<sub>26</sub> (421.2μs - 10μs - 2μs for CLK = 10MHz), regardless of T<sub>INT</sub>. The maximum number of DDC112s that can be daisy-chained together is:


$$\frac{409.2\mu s}{40\tau_{DCLK}}$$

For DCLK = 10MHz, the maximum number of DDC112s is 102.



SYMBOL	DESCRIPTION	CLK = 10MHz			CLK = 15MHz			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{27}$	Cont Mode Data Ready		421.2		280.8			$\mu$ s
$t_{28}$	Data Retrieval Shutdown Before Edge of CONV	10			10			$\mu$ s

FIGURE 24. Readback *Before* CONV Toggles.



SYMBOL	DESCRIPTION	CLK = 10MHz			CLK = 15MHz			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{26}$	Hold Time for DXMIT HIGH Before Falling Edge of DVALID	2			1.33			$\mu$ s
$t_{27}$	Cont Mode Data Ready		421.2		280.8			$\mu$ s
$t_{29}$	Data Retrieval Start-Up After Edge of CONV	10			10			$\mu$ s

FIGURE 25. Readback *After* CONV Toggles.

## RETRIEVAL BEFORE AND AFTER CONV TOGGLES (CONTINUOUS MODE)

For the absolute maximum time for data retrieval, data can be retrieved *before and after* CONV toggles. Nearly all of  $T_{INT}$  is available for data retrieval. Figure 26 illustrates how this is done by combining the two previous methods. You must pause the retrieval during CONV toggling to prevent digital noise, as discussed previously, and finish before the next data is ready. The maximum number of DDC112s that can be daisy-chained together is:

$$\frac{T_{INT} - 20\mu\text{s} - 2\mu\text{s}}{40\tau_{DCLK}}$$

For  $T_{INT} = 500\mu\text{s}$  and  $DCLK = 10\text{MHz}$ , the maximum number of DDC112s is 119.

## RETRIEVAL: NONCONTINUOUS MODE

Retrieving in noncontinuous mode is slightly different as compared with the continuous mode. As shown in Figure 27 and described in detail in Application Bulletin SBAA024

(available for download at [www.ti.com](http://www.ti.com)),  $\overline{DVALID}$  goes LOW in time  $t_{30}$  after the first integration completes. If  $T_{INT}$  is shorter than this time, all of  $t_{31}$  is available to retrieve data before the other side's data is ready. For  $T_{INT} > t_{30}$ , the first integration's data is ready before the second integration completes. Data retrieval must be delayed until the second integration completes leaving less time available for retrieval. The time available is  $t_{31} - (T_{INT} - t_{30})$ . The second integration's data must be retrieved before the next round of integrations begin. This time is highly dependent on the pattern used to generate CONV. As with the continuous mode, data retrieval must halt before and after CONV toggles ( $t_{28}$  and  $t_{29}$ ) and be completed before new data is ready ( $t_{26}$ ).

## POWER-UP SEQUENCING

Prior to power-up, all digital and analog input pins must be LOW. At the time of power-up, these signal inputs can be biased to a voltage other than 0V, however, they should never exceed  $AV_{DD}$  or  $DV_{DD}$ . The level of CONV at power-up is used to determine which side (A or B) will be integrated first. Before integrations can begin though, CONV must toggle; see Figure 28.




FIGURE 26. Readback *Before and After* CONV Toggles.






FIGURE 27. Readback in Noncontinuous Mode.




FIGURE 28. Timing Diagram at Power-Up of the DDC112.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{32}$	Power-On Initialization Period	50			μs
$t_{33}$	From Release Edge to Integration Start	50			μs

TABLE XI. Timing for the DDC112 Power-Up Sequence.

## LAYOUT

### Power Supplies and Grounding

Both  $AV_{DD}$  and  $DV_{DD}$  should be as quiet as possible. It is particularly important to eliminate noise from  $AV_{DD}$  that is non-synchronous with the DDC112 operation. Figure 29 illustrates two acceptable ways to supply power to the DDC112. The first case shows two separate +5V supplies for  $AV_{DD}$  and  $DV_{DD}$ . In this case, each +5V supply of the DDC112 should be bypassed with 10μF solid tantalum capacitors and 0.1μF ceramic capacitors. The second case

shows the  $DV_{DD}$  power supply derived from the  $AV_{DD}$  supply with a < 10Ω isolation resistor. In both cases, the 0.1μF capacitors should be placed as close to the DDC112 package as possible.

### Shielding Analog Signal Paths

As with any precision circuit, careful printed circuit layout will ensure the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins. Digital signals should be kept as far from the analog input signals as possible on the PC board.

Input shielding practices should be taken into consideration when designing the circuit layout for the DDC112. The inputs to the DDC112 are high impedance and extremely sensitive to extraneous noise. Leakage currents between the PCB traces can exceed the input bias current of the DDC112 if shielding is not implemented. Figure 30 illustrates an acceptable approach to this problem. A PC ground plane is placed around the inputs of the DDC112. This shield helps minimize coupled noise into the input pins. Additionally, the pins that

are used for the external integration capacitors should be guarded by a ground plane when the external capacitors are used.

The approach above reduces leakage effects by surrounding these sensitive pins with a low impedance analog ground. Leakage currents from other portions of the circuit will flow harmlessly to the low impedance analog ground rather than into the analog input stage of the DDC112.




FIGURE 29. Power Supply Connection Options.




FIGURE 30. Recommended Shield for DDC112U Layout Design.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">DDC112U</a>	Active	Production	SOIC (DW)   28	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DDC112U
DDC112U.Z	Active	Production	SOIC (DW)   28	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DDC112U
<a href="#">DDC112U/1K</a>	Active	Production	SOIC (DW)   28	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DDC112U
DDC112U/1K.Z	Active	Production	SOIC (DW)   28	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DDC112U
DDC112U/1KG4.Z	Active	Production	SOIC (DW)   28	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DDC112U
<a href="#">DDC112UK</a>	Active	Production	SOIC (DW)   28	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	DDC112UK
DDC112UK.Z	Active	Production	SOIC (DW)   28	20   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DDC112UK
<a href="#">DDC112Y/250</a>	Active	Production	TQFP (PJT)   32	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DDC112Y
DDC112Y/250.Z	Active	Production	TQFP (PJT)   32	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DDC112Y
<a href="#">DDC112Y/2K</a>	Active	Production	TQFP (PJT)   32	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DDC112Y
DDC112Y/2K.Z	Active	Production	TQFP (PJT)   32	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DDC112Y
<a href="#">DDC112YK/250</a>	Active	Production	TQFP (PJT)   32	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	DDC112YK
DDC112YK/250.Z	Active	Production	TQFP (PJT)   32	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DDC112YK

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DDC112U/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
DDC112Y/2K	TQFP	PJT	32	2000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DDC112U/1K	SOIC	DW	28	1000	350.0	350.0	66.0
DDC112Y/2K	TQFP	PJT	32	2000	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DDC112U	DW	SOIC	28	20	506.98	12.7	4826	6.6
DDC112U.Z	DW	SOIC	28	20	506.98	12.7	4826	6.6
DDC112UK	DW	SOIC	28	20	506.98	12.7	4826	6.6
DDC112UK.Z	DW	SOIC	28	20	506.98	12.7	4826	6.6

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




4040000-6/G 01/11

- NOTES:
- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Falls within JEDEC MS-013 variation AE.





DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



4209202-6/F 08/13

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Refer to IPC7351 for alternate board design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220861/A 07/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.

# EXAMPLE BOARD LAYOUT


PJT0032A

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4220861/A 07/2023

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PJT0032A

TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4220861/A 07/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated