

Technical documentation



Support &



DLPS147B – JANUARY 2019 – REVISED MAY 2022

DLP4500NIR .45 WXGA Near-Infrared DMD

1 Features

- 0.45-Inch Diagonal Micromirror Array
 - 912 × 1140 Resolution Array (>1 Million Micromirrors)
 - Diamond Array Orientation Supports Side Illumination for Simplified, Efficient Optics Designs
 - Capable of WXGA Resolution Display
 - 7.6-µm Micromirror Pitch
 - ±12° Tilt Angle
 - 5-µs Micromirror Crossover Time (Nominal)
 - Highly Efficient Steering of NIR Light
 - Window Transmission Efficiency 96% Nominal (700 to 2000 nm, Single Pass Through Two Window Surfaces)
 - Window Transmission Efficiency 90% Nominal (2000 to 2500 nm, Single Pass Through Two Window Surfaces)
 - Polarization-Independent Aluminum Micromirrors
 - Array Fill Factor 92% (Nominal)
- Dedicated DLPC350 Controller for Reliable
 Operation
 - Binary Pattern Rates Up to 4 kHz
 - Pattern Sequence Mode for Control Over Each Micromirror in Array
- Integrated Micromirror Driver Circuitry
- 9.1-mm × 20.7-mm for Portable Instruments
 - FQD Package With Enhanced Thermal Interface




- Spectrometers (Chemical Analysis):
 - Process Analyzers
 - Laboratory Equipment
 - Dedicated Analyzers
- Compressive Sensing (Single-Pixel NIR Cameras)
- 3-D Biometrics
- Machine Vision
- Infrared Scene Projection
- Laser Marking
- Optical Choppers
- Microscopes
- Optical Networking

3 Description

The DLP4500NIR digital micromirror device (DMD) acts as a spatial light modulator (SLM) to steer nearinfrared (NIR) light and create patterns with speed, precision, and efficiency. Featuring high resolution in a compact form factor, the DLP4500NIR DMD is often combined with a single element detector to replace expensive InGaAs array-based detector designs, leading to high performance, cost-effective portable solutions.

PART NUMBER	PACKAGE ⁽¹⁾	THERMAL INTERFACE AREA
DLP4500NIR	LCCC (98)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application



Table of Contents

1 Features	
2 Applications	
3 Description	
4 Revision History	
5 Chipset Component Usage Specification	
6 Pin Configuration and Functions	4
7 Specifications	8
7.1 Absolute Maximum Ratings	8
7.2 Storage Conditions	8
7.3 ESD Ratings	9
7.4 Recommended Operating Conditions	9
7.5 Thermal Information	.10
7.6 Electrical Characteristics	. 11
7.7 Timing Requirements	.12
7.8 System Mounting Interface Loads	
7.9 Micromirror Array Physical Characteristics	.15
7.10 Micromirror Array Optical Characteristics	. 16
7.11 Typical Characteristics	
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram	
8.3 Feature Description	
8.4 Device Functional Modes	

8.5 Micromirror Array Temperature Calculation	. 21
8.6 Micromirror Landed-on/Landed-Off Duty Cycle	
9 Applications and Implementation	26
9.1 Application Information	
9.2 Typical Application	. 26
10 Power Supply Recommendations	
10.1 Power Supply Sequencing Requirements	. 31
10.2 DMD Power Supply Power-Up Procedure	31
10.3 DMD Power Supply Power-Down Procedure	. 31
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Device Support	. 42
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates	43
12.4 Support Resources	. 43
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	43
12.7 Glossary	43
13 Mechanical, Packaging, and Orderable	
Information	. 43

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Page
8
16
42
Page
•

	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	Updated T _{DELTA} MAX from 30°C to 15°C	9



5 Chipset Component Usage Specification

Note

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

The DLP4500NIR is a component of one or more DLP[®] chipsets. Reliable function and operation of the DLP4500NIR requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.



6 Pin Configuration and Functions




Figure 6-1. FQD Package LCCC (98) Bottom View



			Та	ble 6-1. Conne	ector Pins for	FQD	
PIN		TYPE	SIGNAL	DATA RATE ⁽¹⁾	INTERNAL	DESCRIPTION	PACKAGE NET
NAME	NO.		SIGNAL		TERMINATION	DESCRIPTION	LENGTH (mm) ⁽²⁾
DATA INPUTS					•	·	
DATA(0)	A1	Input	LVCMOS	DDR	none	Input data bus, bit 0, LSB	3.77
DATA(1)	A2	Input	LVCMOS	DDR	none	Input data bus, bit 1	3.77
DATA(2)	A3	Input	LVCMOS	DDR	none	Input data bus, bit 2	3.73
DATA(3)	A4	Input	LVCMOS	DDR	none	Input data bus, bit 3	3.74
DATA(4)	B1	Input	LVCMOS	DDR	none	Input data bus, bit 4	3.79
DATA(5)	B3	Input	LVCMOS	DDR	none	Input data bus, bit 5	3.75
DATA(6)	C1	Input	LVCMOS	DDR	none	Input data bus, bit 6	3.72
DATA(7)	C3	Input	LVCMOS	DDR	none	Input data bus, bit 7	3.75
DATA(8)	C4	Input	LVCMOS	DDR	none	Input data bus, bit 8	3.78
DATA(9)	D1	Input	LVCMOS	DDR	none	Input data bus, bit 9	3.75
DATA(10)	D4	Input	LVCMOS	DDR	none	Input data bus, bit 10	3.77
DATA(11)	E1	Input	LVCMOS	DDR	none	Input data bus, bit 11	3.75
DATA(12)	E4	Input	LVCMOS	DDR	none	Input data bus, bit 12	3.71
DATA(13)	F1	Input	LVCMOS	DDR	none	Input data bus, bit 13	3.76
DATA(14)	F3	Input	LVCMOS	DDR	none	Input data bus, bit 14	3.73
DATA(15)	G1	Input	LVCMOS	DDR	none	Input data bus, bit 15	3.72
DATA(16)	G2	Input	LVCMOS	DDR	none	Input data bus, bit 16	3.77
DATA(17)	G4	Input	LVCMOS	DDR	none	Input data bus, bit 17	3.73
DATA(18)	H1	Input	LVCMOS	DDR	none	Input data bus, bit 18	3.74
DATA(19)	H2	Input	LVCMOS	DDR	none	Input data bus, bit 19	3.76
DATA(20)	H4	Input	LVCMOS	DDR	none	Input data bus, bit 20	3.70
DATA(21)	J1	Input	LVCMOS	DDR	none	Input data bus, bit 21	3.77
DATA(22)	J3	Input	LVCMOS	DDR	none	Input data bus, bit 22	3.76
DATA(23)	J4	Input	LVCMOS	DDR	none	Input data bus, bit 23, MSB	3.77
DCLK	K1	Input	LVCMOS	DDR	none	Input data bus clock	3.74
DATA CONTROL IN	NPUTS						
LOADB	K2	Input	LVCMOS	DDR	none	Parallel-data load enable	3.74
TRC	K4	Input	LVCMOS	DDR	none	Input-data toggle rate control	4.70
SCTRL	К3	Input	LVCMOS	DDR	none	Serial-control bus	3.75
SAC_BUS	C20	Input	LVCMOS	_	none	Stepped address-control serial- bus data	3.77
SAC_CLK	C22	Input	LVCMOS	_	none	Stepped address-control serial- bus clock	1.49
MIRROR RESET C	ONTROL		5	1	1	1	
DRC_BUS	B21	Input	LVCMOS		none	DMD reset-control serial bus	3.73
DRC_OE	A20	Input	LVCMOS	_	none	Active-low output enable signal for internal DMD reset driver circuitry	3.74
DRC_STROBE	A22	Input	LVCMOS		none	Strobe signal for DMD reset- control inputs	3.73

DLP4500NIR DLPS147B – JANUARY 2019 – REVISED MAY 2022



	Table 6-1. Connector Pins for FQD (continued)							
NAMENO.Image: Classifier (initial product of the constraint of the c	PIN		TVDE	SIGNAL		INTERNAL	DESCRIPTION	PACKAGE NET
VBIASC19PowerVBIASD19PowerVOFFSETA19PowerVOFFSETK19PowerVOFFSETE19PowerVRESETE19PowerVRESETF19PowerVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCE21PowerVCCE22PowerVCCG21PowerVCCG22PowerVCCG22PowerVCCG21PowerVCCG22PowerVCCG22PowerVCCG24PowerVCCG25PowerVCCG26PowerVCCG27PowerVCCG28PowerVCCG29PowerVCCG20PowerVCCG21PowerVCCG22PowerVCCG22PowerVCCG24PowerVCCG25PowerVCCG26PowerVCCH19PowerVCCH21PowerVCCJ20PowerVCCJ20PowerVCCJ21PowerVCCJ22Power	NAME	NO.		SIGNAL	DATA RATE W	TERMINATION		LENGTH (mm) ⁽²⁾
VBIASD19PowerMirror-reset bias voltageVOFFSETA19PowerVOFFSETK19PowerVRESETE19PowerVRESETF19PowerVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCE2PowerVCCE2PowerVCCE2PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG2PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG41PowerVCCG3PowerVCCG3PowerVCCG41PowerVCCG41PowerVCCG41PowerVCCG41PowerVCCG41PowerVCCG41PowerVCCG41PowerVCCG41PowerVCCG41Power	POWER INPUTS (3)					•	·	
VBIASD19PowerVOFFSETA19PowerVOFFSETK19PowerVRESETE19PowerVRESETF19PowerVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCE2PowerVCCE2PowerVCCE2PowerVCCE2PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG21PowerVCCG21PowerVCCF21PowerVCCG3PowerVCCG3PowerVCCG20PowerVCCG21PowerVCCG22PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG3 <td>VBIAS</td> <td>C19</td> <td>Power</td> <td></td> <td></td> <td></td> <td>Mirror roadt biog voltage</td> <td></td>	VBIAS	C19	Power				Mirror roadt biog voltage	
VOFFSETK19PowerVRESETE19PowerVRESETF19PowerVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCE20PowerVCCE22PowerVCCE22PowerVCCE22PowerVCCE22PowerVCCE22PowerVCCE22PowerVCCG3PowerVCCG3PowerVCCG20PowerVCCG21PowerVCCG3PowerVCCG3PowerVCCG32PowerVCCG22PowerVCCG22PowerVCCG24PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG32PowerVCCG33PowerVCCG34PowerVCCG32PowerVCCG33PowerVCCG34PowerVCCG34PowerVCCG34PowerVCCG34PowerVCCG34PowerVCC	VBIAS	D19	Power				Million-reset blas voltage	
VOFFSETK19PowerPowerVRESETE19PowerVRESETF19PowerVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCD21PowerVCCE2PowerVCCE2PowerVCCE2PowerVCCG3PowerVCCG3PowerVCCG20PowerVCCG21PowerVCCG3PowerVCCG3PowerVCCG20PowerVCCG21PowerVCCG20PowerVCCG21PowerVCCG22PowerVCCG22PowerVCCH19PowerVCCJ20PowerVCCJ20PowerVCCJ20Power	VOFFSET	A19	Power				Mirror rooot offect veltage	
VRESETF19PowerMirror-reset voltageVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCD21PowerVCCE2PowerVCCE2PowerVCCE2PowerVCCE2PowerVCCG3PowerVCCG3PowerVCCG20PowerVCCG22PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20PowerVCCJ20PowerVCCJ20Power	VOFFSET	K19	Power				wintor-reset onset voltage	
VRESETF19PowerVREFB19PowerVREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCD21PowerVCCE20PowerVCCE20PowerVCCE22PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG20PowerVCCG20PowerVCCG20PowerVCCG20PowerVCCG20PowerVCCH19PowerVCCJ20PowerVCCJ20PowerVCCJ20Power	VRESET	E19	Power				Mirror rooot voltage	
VREFJ19PowerVCCB22PowerVCCC2PowerVCCC2PowerVCCD21PowerVCCE2PowerVCCE20PowerVCCE22PowerVCCF21PowerVCCG3PowerVCCG3PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCH19PowerVCCH19PowerVCCJ20PowerVCCJ20PowerVCCJ20Power	VRESET	F19	Power				Will of reset voltage	
VREFJ19PowerVCCB22PowerVCCC2PowerVCCD21PowerVCCE2PowerVCCE20PowerVCCE22PowerVCCE22PowerVCCF21PowerVCCG3PowerVCCG19PowerVCCG22PowerVCCG22PowerVCCH19PowerVCCH19PowerVCCJ20PowerVCCJ20PowerVCCJ20Power	VREF	B19	Power					
VCCC2PowerVCCD21PowerVCCE2PowerVCCE20PowerVCCE22PowerVCCE22PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20Power	VREF	J19	Power					
VCCD21PowerVCCE2PowerVCCE20PowerVCCE22PowerVCCE22PowerVCCG3PowerVCCG3PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20Power	VCC	B22	Power					
VCCE2PowerVCCE20PowerVCCE22PowerVCCE22PowerVCCG3PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH19PowerVCCJ20PowerVCCJ22Power	VCC	C2	Power					
VCCE20PowerVCCE22PowerVCCF21PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20Power	VCC	D21	Power					
VCCE22PowerVCCF21PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20Power	VCC	E2	Power					
VCCF21PowerVCCG3PowerVCCG19PowerVCCG20PowerVCCG22PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20Power	VCC	E20	Power					
VCCG3PowerVCCG19PowerVCCG20PowerVCCG22PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20Power	VCC	E22	Power					
VCCG19PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20PowerVCCJ22Power	VCC	F21	Power					
VCCG19PowerVCCG20PowerVCCG22PowerVCCH19PowerVCCH21PowerVCCJ20PowerVCCJ22Power	VCC	G3	Power				Dower cupply for LVCMOS logic	
VCCG22PowerVCCH19PowerVCCH21PowerVCCJ20PowerVCCJ22Power	VCC	G19	Power					
VCCH19PowerVCCH21PowerVCCJ20PowerVCCJ22Power	VCC	G20	Power					
VCCH21PowerVCCJ20PowerVCCJ22Power	VCC	G22	Power					
VCCJ20PowerVCCJ22Power	VCC	H19	Power					
VCC J22 Power	VCC	H21	Power					
	VCC	J20	Power					
VCC K21 Power	VCC	J22	Power					
	VCC	K21	Power					

Table 6-1. Connector Pins for FQD (continued)



PIN		TYPE		DATA RATE ⁽¹⁾	INTERNAL	DESCRIPTION	PACKAGE NET
NAME	NO.	TYPE	SIGNAL	SIGNAL DATA RATE (1) TERMINATION		ERMINATION	
VSS	A21	Power					
VSS	B2	Power					
VSS	B4	Power					
VSS	B20	Power					
VSS	C21	Power					
VSS	D2	Power					
VSS	D3	Power					
VSS	D20	Power					
VSS	D22	Power					
VSS	E3	Power					
VSS	E21	Power				Ground – Common return for all	
VSS	F2	Power				power inputs	
VSS	F4	Power					
VSS	F20	Power					
VSS	F22	Power					
VSS	G21	Power					
VSS	H3	Power					
VSS	H20	Power					
VSS	H22	Power					
VSS	J2	Power					
VSS	J21	Power					
VSS	K20	Power					

Table 6-1. Connector Pins for FQD (continued)

- (1) DDR = Double data rate
 - SDR = Single data rate
 - Refer to Section 7.7 for specifications and relationships.
- (2) Net trace lengths inside the package:
 - Relative dielectric constant for the FQD ceramic package is 9.8.
 - Propagation speed = 11.8 / sqrt(9.8) = 3.769 inches/ns.
 - Propagation delay = 0.265 ns/inch = 265 ps/inch = 10.43 ps/mm.
- (3) The following power supplies are all required to operate the DMD: VSS, VCC, VOFFSET, VBIAS, VRESET.

Table 6-2. Test Pads for FQD Package

NAME	PIN	SIGNAL	DESCRIPTION
UNUSED	A5, A18, B5, B18, C5, C18, D5, D18, E5, E18, F5, F18, G5, G18, H5, H18, J5, J18, K22	Test pads	Do not connect



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
SUPPLY VOLTAGES (2)					
VCC	Supply voltage for LVCMOS core logic		-0.5	4	V
VREF	Supply voltage for LVCMOS DDR interface		-0.5	4	V
VOFFSET	Supply voltage for high voltage CMOS and mid	cromirror electrode	-0.5	8.75	V
VBIAS ⁽³⁾	Supply voltage for micromirror electrode		-0.5	17	V
VRESET	Supply voltage for micromirror electrode		-11	0.5	V
VBIAS - VOFFSET (3)	Supply voltage delta (absolute value)			8.75	V
INPUT VOLTAGES (2)					
	Input voltage to all other input pins		-0.5	VREF + 0.5	V
INPUT CURRENTS					
	Current required from a high-level output	V _{OH} = 1.4 V		-9	mA
	Current required from a low-level output	V _{OL} = 0.4 V		18	mA
CLOCKS					
f _{CLK}	DCLK clock frequency		80	120	MHz
ENVIRONMENTAL					
т	Case temperature - operational ⁽⁴⁾		-20	90	°C
T _{CASE}	Case temperature - non-operational ⁽⁴⁾		-40	90	°C
T _{DP}	Dew Point (operation and non-operational)			81	°C
	Operating Relative Humidity (non-condensing))	0	95	%RH

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltage values are referenced to common ground VSS. Supply voltages VCC, VREF, VOFFSET, VBIAS, and VRESET are all required for proper DMD operation. VSS must also be connected.
- (3) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than the specified limit.
- (4) DMD Temperature is the worst-case of any test point shown in or Figure 8-3, or the active array as calculated by the Micromirror Array Temperature Calculation, or any point along the Window Edge as defined in or Figure 8-3. The locations of thermal test point TP2 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, a test point should be added to that location.

7.2 Storage Conditions

applicable before the DMD is installed in the final product

		MIN	MAX	UNIT
	Storage temperature ⁽¹⁾	-40	85	°C
T	Storage humidity, non-condensing ⁽¹⁾	0		RH
l stg	Long-term storage dew point ⁽¹⁾ ⁽²⁾		24	°C
	Short-term storage dew point ⁽¹⁾ ⁽³⁾		28	°C

(1) As a best practice, TI recommends storing the DMD in a temperature and humidity controlled environment.

- (2) Long-term is defined as the average over the usable life.
- (3) Short-term is defined as <60 cumulative days over the usable life of the device.



7.3 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ^{(1) (2) (3)}	±2000	V

ESD Ratings are applicable before the DMD is installed in final product. (1)

(2)


All CMOS devices require proper Electrostatic Discharge (ESD) handling procedures. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (3)

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
SUPPLY VOLT	AGES				
VCC	Supply voltage for LVCMOS core logic	2.375	2.5	2.625	V
VREF	Supply voltage for LVCMOS DDR interface	1.6	1.9	2	V
VOFFSET	Supply voltage for HVCMOS and micromirror electrode	8.25	8.5	8.75	V
VBIAS	Supply voltage for micromirror electrode	15.5	16	16.5	V
VRESET	Supply voltage for micromirror electrode	-9.5	-10	-10.5	V
VBIAS – VOFFSET	Supply voltage delta (absolute value)			8.75	V
VOLTAGE RAN	IGE			1	
V _{T+}	Positive-going threshold voltage	0.4 × VREF		0.7 × VREF	V
V _{T-}	Negative-going threshold voltage	0.3 × VREF		0.6 × VREF	V
V _{hys}	Hysteresis voltage (V _{T+} – V _{T–})	0.1 × VREF		0.4 × VREF	V
CLOCK FREQ	UENCY			1	
f _(CLK)	DCLK clock frequency	80		120	MHz
ENVIRONMEN	TAL			I	
+	DMD temperature - operational, long-term	10		40 to 70	°C
T _{DMD}	DMD temperature - operational, short-term	-20		70	°C
T _{Window}	DMD window temperature - operational	0		90	°C
T _{CERAMIC} - WINDOW-DELTA	DMD ceramic - window temperature delta - operational	0		15	°C
	DMD long-term dewpoint (operational, non-operational)			24	°C
	DMD short-term dewpoint (operational, non-operational)			28	°C
ILLUMINATION	4			I	
ILL _{UV-VIS}	Illumination power - spectral region <700 nm			0.68	mW/cm ²
ILL _{NIR}	Illumination power - spectral region 700 to 2500 nm, FQD package			Thermally Limited	mW/cm ²
ILL _{MWIR}	Illumination power - spectral region >2500 nm			10	mW/cm ²







7.5 Thermal Information

	DLP4500NIR	
THERMAL METRIC	FQD (LCCC)	UNIT
	98 PINS	
Thermal resistance - Active area to case ceramic ⁽¹⁾	2	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the Recommended Operating Conditions. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



7.6 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
IIL	Low-level input current (1)	VREF = 2.00 V, V ₁ = 0 V	-50			nA
I _{IH}	High-level input current (1)	VREF = 2.00 V, V _I = VREF			50	nA
CURRENT						
I _{REF}	Current into VREF pin	VREF = 2.00 V, f _{DCLK} = 120 MHz		2.15	2.75	mA
I _{CC}	Current into VCC pin	VCC = 2.75 V, f _{DCLK} = 120 MHz		125	160	mA
I _{OFFSET}	Current into VOFFSET pin ⁽²⁾	VOFFSET = 8.75 V, Three global resets within time period = 200 μ s		3	3.3	mA
I _{BIAS}	Current into VBIAS pin ⁽²⁾ ⁽³⁾	VBIAS = 16.5 V, Three global resets within time period = 200 µs		2.55	6.5	mA
I _{RESET}	Current into VRESET pin	VRESET = -10.5 V		2.45	3.1	mA
I _{TOTAL}				135.15	175.65	mA
POWER						
P _{REF}	Power into VREF pin ⁽⁴⁾	VREF = 2.00 V, f _{DCLK} = 120 MHz		4.15	5.5	mW
P _{CC}	Power into VCC pin ⁽⁴⁾	VCC = 2.75 V, f _{DCLK} = 120 MHz		343.75	440	mW
P _{OFFSET}	Power into VOFFSET pin ⁽⁴⁾	VOFFSET = 8.75 V, Three global resets within time period = 200 μs		26.25	28.9	mW
P _{BIAS}	Power into VBIAS pin ⁽⁴⁾	VBIAS = 16.5 V, Three global resets within time period = 200 μ s		42.1	58.6	mW
P _{RESET}	Power into VRESET pin ⁽⁴⁾	VRESET = -10.5 V		25.71	32.6	mW
P _{TOTAL}				442	566	mW
CAPACITA	NCE				1	
CI	Input capacitance	f = 1 MHz			10	pF
Co	Output capacitance	<i>f</i> = 1 MHz			10	pF

(1) Applies to LVCMOS pins only. LVCMOS pins do not have pullup or pulldown configurations.

(2) Exceeding the maximum allowable absolute voltage difference between VBIAS and VOFFSET may result in excess current draw. See the Section 7.1 for further details.

(3) When $\overline{DRC_{OE}}$ = HIGH, the internal reset drivers are tri-stated and I_{BIAS} standby current is 6.5 mA.

(4) In some applications, the total DMD heat load can be dominated by the amount of incident light energy absorbed. See the Section 8.5 for further details.



7.7 Timing Requirements

Over operating free-air temperature range (unless otherwise noted). This data sheet provides timing at the device pin.

		MIN	NOM	MAX	UNIT
	Setup time: DATA before rising or falling edge of DCLK ⁽¹⁾	0.7			
t _{su(1)}	Setup time: TRC before rising or falling edge of DCLK ⁽¹⁾	0.7			ns
	Setup time: SCTRL before rising or falling edge of DCLK ⁽¹⁾	0.7			
t _{su(2)}	Setup time: LOADB low before rising edge of DCLK ⁽¹⁾	0.7			ns
t _{su(3)}	Setup time: SAC_BUS low before rising edge of SAC_CLK ⁽¹⁾	1			ns
t _{su(4)}	Setup time: DRC_BUS high before rising edge of SAC_CLK ⁽¹⁾	1			ns
t _{su(5)}	Setup time: DRC_STROBE high before rising edge of SAC_CLK ⁽¹⁾	2			ns
	Hold time: DATA after rising or falling edge of DCLK ⁽¹⁾	0.7			
t _{h(1)}	Hold time: TRC after rising or falling edge of DCLK ⁽¹⁾	0.7			ns
	Hold time: SCTRL after rising or falling edge of DCLK ⁽¹⁾	0.7			
t _{h(2)}	Hold time: LOADB low after falling edge of DCLK ⁽¹⁾	0.7			ns
t _{h(3)}	Hold time: SAC_BUS low after rising edge of SAC_CLK ⁽¹⁾	1			ns
t _{h(4)}	Hold time: DRC_BUS after rising edge of SAC_CLK ⁽¹⁾	1			ns
t _{h(5)}	Hold time: DRC_STROBE after rising edge of SAC_CLK ⁽¹⁾	2			ns
•	Rise time (20% to 80%): DCLK / SAC_CLK, VREF = 1.8 V			1.08	20
t _r	Rise time (20% to 80%): DATA / TRC / SCTRL / LOADB, VREF = 1.8 V			1.08	ns
•	Fall time (20% to 80%): DCLK / SAC_CLK, VREF = 1.8 V			1.08	
t _f	Fall time (20% to 80%): DATA / TRC / SCTRL / LOADB			1.08	ns
t _{c1}	Clock cycle: DCLK	8.33	10	12.5	ns
t _{c3}	Clock cycle: SAC_CLK	12.5	13.33	14.3	ns
t _{w1}	Pulse width high or low: DCLK	3.33			ns
t _{w2}	Pulse width low: LOADB	4.73			ns
t _{w3}	Pulse width high or low: SAC_CLK	5			ns
t _{w5}	Pulse width high: DRC_STROBE	7			ns

(1) Setup and hold times shown are for fast input slew rates >1 V/ns. For slow slew rates >0.5 V/ns and <1 V/ns, the setup and hold times are longer. For every 0.1 V/ns decrease in slew rate from 1 V/ns, add 150 ps on setup and hold.




Figure 7-2. Timing Diagram




7.8 System Mounting Interface Loads

			MIN	NOM	MAX	UNIT
Load applied to the thermal interface area ⁽¹⁾	FQD package	Uniformly distributed over Thermal Interface area			62	Ν
Load applied to the electrical interface areas (1)	(2)	Uniformly distributed over each of the two areas			55	Ν

(1) See and Figure 7-3 for diagrams.

(2) See Mounting Concepts DLP4500FQD.







7.9 Micromirror Array Physical Characteristics

	VALUE	UNIT
Number of active micromirror rows ⁽²⁾	1140	micromirrors
Number of active micromirror columns ⁽²⁾	912	micromirrors
Micromirror pitch, diagonal ⁽²⁾	7.6	μm
Micromirror pitch, vertical and horizontal ⁽²⁾	10.8	μm
Micromirror active array height ⁽³⁾	1140	micromirrors
	6161.4	μm
Micromirror active array width ⁽³⁾	912	micromirrors
	9855	μm
Micromirror array border ⁽¹⁾	10	mirrors/side

(1) The mirrors that form the array border are hard-wired to tilt in the -12° ("Off") direction once power is applied to the DMD (see *Micromirror Array, Pitch, and Hinge-Axis Orientation* and *Micromirror Landed Positions and Light Paths*).

(2) See Micromirror Array, Pitch, and Hinge-Axis Orientation.

(3) See Micromirror Active Area in *Figure* 7-4.




Figure 7-4. DLP4500NIR Micromirror Active Area

7.10 Micromirror Array Optical Characteristics

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. See the related application reports in *Section 12.2.1* for guidelines.

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
		DMD <i>parked</i> state ^{(1) (3) (4)} , see ⁽¹⁰⁾		0		
α	Micromirror tilt angle	DMD <i>landed</i> state ^{(1) (5) (6)} , see ⁽¹⁰⁾	11	12	13	degrees
β	Micromirror tilt angle variation ⁽¹⁾ (5) (7) (8) (9)	See ⁽¹⁰⁾	-1		1	degrees
	Micromirror crossover time ⁽²⁾ (11)			5		μs
	Micromirror switching time (11)			16		μs
	Orientation of the micromirror axis-of-rotation ⁽¹²⁾		89	90	91	degrees
	Micromirror array fill factor ⁽¹³⁾ ⁽¹⁴⁾ ⁽¹⁷⁾	f/3 illumination at 24 degree angle, mirrors tilted toward illumination		92%		
	Mirror metal specular reflectivity (13) (14)	700 nm to 2500 nm		89%		
	Window material		Cornin	g Eagle X	G	
	Window aperture			See ⁽¹⁵⁾		
	Illumination overfill ⁽¹⁶⁾			See (16)		
	Window transmittance (single pass through two window surfaces) ⁽¹³⁾ ⁽¹⁴⁾	2000 nm to 2500 nm, See Figure 7-5		90%		
	Bright pixel(s) in active area ⁽¹⁹⁾	Gray 10 Screen ⁽²⁰⁾			0	
	Bright pixel(s) in the POM ⁽²¹⁾	Gray 10 Screen ⁽²⁰⁾			1	
mage	Dark pixel(s) in the active area ⁽²²⁾	White Screen			4	micromirror
erformance ⁽¹⁸⁾	Adjacent pixel(s) ⁽²³⁾	Any Screen			0	
	Unstable pixel(s) in active area	Any Screen			0	

(1) Measured relative to the plane formed by the overall micromirror array.

(2) Micromirror crossover time is primarily a function of the natural response time of the micromirrors.

(3) *Parking* the micromirror array returns all of the micromirrors to a relatively flat (0°) state (as measured relative to the plane formed by the overall micromirror array).

- (4) When the micromirror array is parked, the tilt angle of each individual micromirror is uncontrolled.
- (5) Additional variation exists between the micromirror array and the package datums.
- (6) When the micromirror array is *landed*, the tilt angle of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror *landing* in an nominal angular position of +12°. A binary value of 0 results in a micromirror *landing* in an nominal angular position of -12°.
- (7) Represents the landed tilt angle variation relative to the nominal landed tilt angle
- (8) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (9) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations or system contrast variations.

(10) See Figure 8-2.

- (11) Performance as measured at the start of life.
- (12) Measured relative to the package datums B and C, shown in the Package Mechanical Data section in Section 13.
- (13) The nominal DMD total optical efficiency results from the following four components:
 - Micromirror array fill factor
 - Micromirror array diffraction efficiency
 - Micromirror surface reflectivity (very similar to the reflectivity of bulk Aluminum)
 - · Window Transmission (single pass through two surfaces for incoming light, and single pass through two surfaces for reflected light)
- (14) The DMD diffraction efficiency and total optical efficiency observed in a specific application depends on numerous application-specific design variables, such as:
 - Illumination wavelength, bandwidth or line-width, degree of coherence



- Illumination angle, plus angle tolerence
- Illumination and projection aperture size, and location in the system optical path
- Illumination overfill of the DMD micromirror array
- Aberrations present in the illumination source or path, or both
- Aberrations present in the projection path

Does not account for the effect of micromirror switching duty cycle, which is application dependent. Micromirror switching duty cycle represents the percentage of time that the micromirror is actually reflecting light from the optical illumination path to the optical projection path. This duty cycle depends on the illumination aperture size, the projection aperture size, and the micromirror array update rate.

- (15) See the Package Mechanical Characteristics in Section 13 for details regarding the size and location of the window aperture.
- (16) The active area of the DLP4500NIR device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. Design the illumination optical system as to limit light flux incident outside the active array to less than 10% of the light flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.
- (17) The Micromirror array fill factor depends on numerous application-specific design variables, such as:
 - Illumination angle, plus angle tolerance
 - · Illumination and projection aperture size, and location in the system optical path
- (18) Conditions of Acceptance: All DMD image quality returns will be evaluated using the following projected image test conditions: Test set degamma shall be linear
 - Test set brightness and contrast shall be set to nominal
 - The diagonal size of the projected image shall be a minimum of 20 inches
 - The projections screen shall be 1X gain
 - The projected image shall be inspected from a 38 inch minimum viewing distance
 - The image shall be in focus during all image quality tests
- (19) Bright pixel definition: A single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (20) Gray 10 screen definition: All areas of the screen are colored with the following settings:
 - Red = 10/255
 - Green = 10/255
 - Blue = 10/255
- (21) POM definition: Rectangular border of off-state mirrors surrounding the active area
- (22) Dark pixel definition: A single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (23) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster
- (24) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image

7.11 Typical Characteristics

Angle of incidence = 0°

Single pass through two window surfaces




Figure 7-5. DLP4500NIR DMD Window Transmittance




8 Detailed Description

8.1 Overview

Electrically, the DLP4500NIR device consists of a two-dimensional array of 1-bit CMOS memory cells, organized in a grid of 912 memory cell columns by 1140 memory cell rows. The CMOS memory array is addressed on a column-by-column basis, over a 24-bit DDR bus. Addressing is handled through a serial control bus. The specific CMOS memory access protocol is handled by the DLPC350 digital controller.

Optically, the DLP4500NIR device consists of 1039680 highly reflective, digitally switchable, micrometer-sized mirrors (micromirrors) organized in a two-dimensional array. The micromirror array consists of 912 micromirror columns by 1140 micromirror rows in diamond pixel configuration (Figure 8-1). Due to the diamond pixel configuration, the columns of each odd row are offset by half a pixel from the columns of the even row.

8.2 Functional Block Diagram





8.3 Feature Description

Each aluminum micromirror is approximately 7.6 microns in size and arranged in row and columns as shown in Figure 8-1. Due to the diamond pixel array of the DMD, the pixel data does not appear on the DMD exactly as it would in an orthogonal pixel arrangement. Pixel arrangement and numbering for the DLP4500NIR is shown in Figure 8-1.

Each micromirror is switchable between two discrete angular positions: -12° and 12° . The angular positions α and β are measured relative to a 0° *flat reference when the mirrors are parked in their inactive state*, parallel to the array plane (see Figure 8-2). The parked position is not a latched position. Individual micromirror angular positions are relatively flat, but do vary. The tilt direction is perpendicular to the hinge-axis. The on-state landed position is directed toward the left side of the package (see Figure 8-2).




Figure 8-1. Micromirror Array, Pitch, and Hinge-Axis Orientation






Figure 8-2. Micromirror Landed Positions and Light Paths



Each individual micromirror is positioned over a corresponding CMOS memory cell. The angular position of a specific micromirror is determined by the binary state (logic 0 or 1) of the corresponding CMOS memory cell contents, after the mirror *clocking pulse* is applied. The angular position $(-12^{\circ} \text{ or } 12^{\circ})$ of the individual micromirrors changes synchronously with a micromirror clocking pulse, rather than being coincident with the CMOS memory cell data update. Therefore, writing a logic 1 into a memory cell followed by a mirror clocking pulse results in the corresponding micromirror switching to a 12° position. Writing a logic 0 into a memory cell followed by a mirror clocking pulse results in the corresponding micromirror switching to a 12° position.

Updating the angular position of the micromirror array consists of two steps.

- 1. Update the contents of the CMOS memory.
- 2. Applying a mirror clocking pulse to the entire micromirror array.

Mirror reset pulses are generated internally by the DLP4500NIR DMD, with initiation of the pulses being coordinated by the DLPC350 controller. For timing specifications, see Section 7.7.

Around the perimeter of the 912 × 1140 array of micromirrors is a uniform band of *border* micromirrors. The border micromirrors are not user-addressable. The border micromirrors land in the -12° position after power has been applied to the device. There are 10 border micromirrors on each side of the 912 × 1140 active array.

8.4 Device Functional Modes

DLP4500NIR is part of the chipset comprising of the DLP4500NIR DMD and DLPC350 display controller. To ensure reliable operation, the DLP4500NIR DMD must always be used with the DLPC350 display controller. DMD functional modes are controlled by the DLPC350 digital display controller. See the DLPC350 data sheet listed in *Section 12.2.1*.

8.4.1 Operating Modes

The DLPC350 is capable of sending patterns to the DLP4500NIR DMD in two different streaming modes. The first mode is continuous streaming mode, where the DLPC350 uses the parallel RGB interface to stream the 24-bit patterns to the DMD. The second mode is burst mode, where the DLPC350 loads up to 48 binary patterns from flash storage into internal memory, and then streams those patterns to the DMD. Table 8-1 shows the maximum pattern and data rates for both modes of operation.

OPERATING MODE	PATTERN RATE (Hz)	DATA RATE (Gbps)	MAXIMUM BINARY PATTERNS		
Continuous Streaming ⁽¹⁾	2880	2.99	Unlimited		
Burst ⁽²⁾	4220	4.39	48		

Table 8-1. Pattern and Data Rates

(1) Continuous streaming mode uses patterns from RGB interface.

(2) Burst mode uses patterns from internal memory.

8.5 Micromirror Array Temperature Calculation

Achieving optimal DMD performance requires proper management of the maximum DMD case temperature, the maximum temperature of any individual micromirror in the active array, the maximum temperature of the window aperture, and the temperature gradient between any two points on or within the package.

See the Section 7.1 and Section 7.4 for applicable temperature limits.

8.5.1 Package Thermal Resistance

The DMD is designed to conduct the absorbed and dissipated heat back to the package where it can be removed by an appropriate thermal management system. The thermal management system must be capable of maintaining the package within the specified operational temperatures at the Thermal test point location, see Figure 8-3. The total heat load on the DMD is typically driven by the incident light absorbed by the active area; although other contributions can include light energy absorbed by the window aperture, electrical power dissipation of the array, and/or parasitic heating.



8.5.2 Case Temperature

The temperature of the DMD case can be measured directly. For consistency, a thermal test point location TP1 representing the case temperature is defined as shown in and Figure 8-3.




Figure 8-3. Thermal Test Point Location - FQD Package

8.5.2.1 Temperature Calculation

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically using one or more of these conditions:

- Thermal test point location (see or Figure 8-3)
- Package thermal resistance
- Electrical power dissipation
- Illumination heat load

The relationship between the micromirror array and the case temperature is provided by the following equations:

$T_{Array} = T_{Ceramic} + (Q_{Array} \times R_{Array-To-Ceramic})$	(1)
$Q_{Array} = Q_{Elec} + Q_{IIIum}$	(2)
$Q_{IIIum} = P_D \times A \times DMD$ Absorption Constant	nt (3)

where

- T_{Array} = Computed micromirror array temperature (°C)
- T_{Ceramic} = Ceramic case temperature (°C), located at TP1
- Q_{Array} = Total (electrical + absorbed) DMD array power (W)
- R_{Array-to-Ceramic} = Thermal resistance of DMD package from array to TP1 (°C/W)
- Q_{Elec} = Nominal electrical power (W)
- Q_{Illum} = Absorbed illumination heat (W)
- P_D = Illumination power density



• A = Illumination area on DMD

An example calculation is provided in Equation 4 and Equation 5. DMD electrical power dissipation varies and depends on the voltage, data rates, and operating frequencies. The nominal electrical power dissipation is used in this calculation with a power density of 2 W/cm^2 , an illumination area of 0.725 cm^2 , and a ceramic case temperature at TP1 of 55°C. The DMD absorption constant of 0.42 assumes nominal operation with an illumination distribution of 83.7% on the active array, 11.9% on the array border, and 4.4% on the window aperture. A system aperture may be required to limit power incident on the package aperture since this area absorbs much more efficiently than the array . Using these values in the previous equations, the following values are computed:

$$Q_{Array} = Q_{Elec} + Q_{T11um} = 0.442 \text{ W} + (2 \text{ W/cm}^2 \times 0.725 \text{ cm}^2 \times 0.42) = 1.05 \text{ W}$$
 (4)

 $T_{Array} = T_{Ceramic} + (Q_{Array} \times R_{Array-To-Ceramic}) = 55^{\circ}C + (1.05 \text{ W} \times 2^{\circ}C/W) = 57.1^{\circ}C$ (5)

8.6 Micromirror Landed-on/Landed-Off Duty Cycle

8.6.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On–state versus the amount of time the same micromirror is landed in the Off–state.

As an example, a landed duty cycle of 75/25 indicates that the referenced micromirror is in the On–state 75% of the time (and in the Off–state 25% of the time); whereas 25/75 would indicate that the micromirror is in the On–state 25% of the time. Likewise, 50/50 indicates that the micromirror is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

8.6.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

The symmetry of the landed duty cycle is determined by how close the On-state and Off-state percentages are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

For extended useful lifetime of the DMD, it is strongly recommended not to put any individual pixel in a 100/0 or 0/100 duty cycle for prolonged periods of time. It's recommended as much as possible to put the DMD in a 50/50 duty cycle across the entire DMD mirror array, where all the mirrors are continuously flipped between the on and off states. A few examples when the DMD could be in a 50/50 duty cycle mode include: when the system is idle, the illumination is disabled, between sequential pattern exposures, or when the exposure pattern sequence is stopped for any reason.

8.6.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in Figure 7-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).



• All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature for a given long-term average landed duty cycle.

8.6.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given micromirror follows from the image content being displayed by that micromirror.

For example, in the simplest case, when displaying pure-white on a given micromirror for a given time period, that micromirror experiences a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the micromirror experiences a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the linear gray scale value, as shown in Table 8-2.

GRAYSCALE VALUE	NOMINAL LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Table 8-2. Grayscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given micromirror as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given micromirror can be calculated as follows:

```
Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% (6) 
× Blue_Scale_Value)
```

where

• Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point.

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, blue color intensities would be as shown in Table 8-3.

When used with a single near-IR LED, the landed duty cycle of the DLP4500NIR device depends on the single LED cycle time and the scale value.

For example, assume the LED cycle time is 100% and the scale value is 80%, then the landed duty cycle is 80/20.



RED CYCLE PERCENTAGE 50%	GREEN CYCLE PERCENTAGE 20%	BLUE CYCLE PERCENTAGE 30%	NOMINAL LANDED DUTY CYCLE
RED SCALE VALUE	GREEN SCALE VALUE	BLUE SCALE VALUE	CTOLE
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

Table 8-3. Example Landed Duty Cycle for Full-Color

25



9 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

For reliable operation, the DLP4500NIR DMD must be coupled with the DLPC350 controller. The DMD is a spatial light modulator which reflects incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC350. Applications of interest include 3D measurement systems, spectrometers, medical systems, and compressive sensing.

9.2 Typical Application

Figure 9-1 shows a typical embedded system application using the DLPC350 controller and DLP4500NIR DMD. In this configuration, the DLPC350 controller supports a 24-bit parallel RGB input from an external source or processor. In this system, the external processor controls the near-IR lamp and sends structured light patterns to the DLPC350. The near-IR radiation is projected through a liquid sample where the non-absorbed spectra is transmitted through an entrance slit and onto a diffraction grating. Diffracted light of varying wavelengths is then focused onto the DMD. The DLPC350 uses patterns to scan across the DMD thereby selecting specific wavelengths of light which are then focused onto a single point InGaAs detector. The external processor samples the outputs of the InGaAs detector to create an absorbance curve of the sample.




Figure 9-1. Typical Application Schematic



9.2.1 Design Requirements

All applications using the DLP4500NIR chipset require both the controller and DMD components for operation. The system also requires an external parallel flash memory device loaded with the DLPC350 configuration and support firmware. The chipset has several system interfaces and requires some support circuitry. The following interfaces and support circuitry are required:

- DLPC350 system interfaces:
 - Control interface
 - Trigger interface
 - Input data interface
 - Illumination interface
- DLPC350 support circuitry and interfaces:
 - Reference clock
 - PLL
- Program memory flash interface
- DMD interfaces:
 - DLPC350 to DMD digital data
 - DLPC350 to DMD control interface
 - DLPC350 to DMD micromirror reset control interface

9.2.2 Detailed Design Procedure

9.2.2.1 DLPC350 System Interfaces

The DLP4500NIR chipset supports a 30-bit parallel RGB interface for image data transfers from another device and a 30-bit interface for video data transfers. The system input requires proper generation of the PWRGOOD and POSENSE inputs to ensure reliable operation. The two primary output interfaces are the illumination driver control interface and sync outputs.

9.2.2.1.1 Control Interface

The DLP4500NIR chipset accepts control interface commands via the I²C or USB input buses. The control interface allows another master processor to send commands to the DLP4500NIR chipset to query system status or perform realtime operations such as programming LED driver current settings.

The DLPC350 controller offers two different sets of slave addresses. The I2C_ADDR_SEL pin provides the ability to select an alternate set of 7-bit I²C slave addresses only during power-up. If the I2C_ADDR_SEL pin is set low (logic '0'), then the DLPC350 slave addresses are 0x34 and 0x35. If the I2C-ADDR_SEL pin is set high (logic '1'), then the DLPC350 slave address is 0x3A and 0x3B. The I2C_ADDR_SEL pin also changes the serial number for the USB device so that two DLPC350s can be connected to one computer through USB. Once the system initialization is complete, this pin is available as a GPIO. See the DLPC350 Programmer's Guide (listed in Section 12.2.1) for detailed information about these operations.

Table 9-1 lists a description for active signals used by the DLPC350 to support the I²C interface.

Signal Name	Description
I2C1_SCL	I ² C clock. Bidirectional open-drain signal. I ² C slave clock input from the external processor.
I2C1_SDA	I ² C data. Bidirectional open-drain signal. I ² C slave to accept command or transfer data to and from the external processor.
I2C0_SCL	I ² C bus 0, clock; I ² C master for on-board peripherals
I2C0_SDA	I ² C bus 0, data; I ² C master for on-board peripherals

Table 9-1. Active Signals – I²C Interface



9.2.2.1.2 Input Data Interface

The data interface has two input data ports: a parallel RGB-input port and an FPD-Link LVDS input port. Both input ports can support up to 30 bits and have a nominal I/O voltage of 3.3 V. See the DLPC350 controller data sheet (listed in *Section 12.2.1*) for details relating to maximum and minimum input timing specifications.

The parallel RGB port can support up to 30 bits in video mode. In pattern mode, only the upper 8 bits of each color are recognized, thereby creating a 24 bit bus from the 30 bit input bus.

The FPD-Link input port can be configured to connect to a video decoder device or an external processor through a 24-, 27-, or 30-bit interface.

 Table 9-2 provides a description of the signals associated with the data interface.

SIGNAL NAME	DESCRIPTION
RGB Parallel Interface	
P1_(A, B, C)_[0:9]	30-bit data inputs 10 bits for each of the red, green, and blue channels). If interfacing to a system with less than 10-bits per color, connect the bus of the red, green, and blue channels to the upper bits of the DLPC350 10-bit bus.
P1A_CLK	Pixel clock; all input signals on data interface are synchronized with this clock.
P1_VSYNC	Vertical sync
P1_HSYNC	Horizontal sync
P1_DATAEN	Input data valid
FPD-Link LVDS Input	
RCK	Differential input signal for clock
RA_IN	Differential input signal for data channel A
RB_IN	Differential input signal for data channel B
RC_IN	Differential input signal for data channel C
RD_IN	Differential input signal for data channel D
RE_IN	Differential input signal for data channel E

Table 9-2. Active Signals – Data Interface

The A, B, and C input data channels of Port 1 can be internally swapped for optimum board layout.

9.2.2.2 DLPC350 System Output Interfaces

9.2.2.2.1 Illumination Interface

An illumination interface is provided that supports an LED driver with up to 3 individual channels.

Table 9-3 describes the active signals for the illumination interface.

When the DLP4500NIR is used with a single near-IR LED, then one of the three LED enables can be used to drive the near-IR LED. The user can also disable all the LED enables and allow an external processor to control the near-IR LED.

	Table 5-5. Active Signals – munimation interface		
SIGNAL NAME	DESCRIPTION		
HEARTBEAT	LED blinks continuously to indicate system is running fine		
FAULT_STATUS	LED off indicates system fault		
LEDR_EN	Red LED enable		
LEDG_EN	Green LED enable		
LEDB_EN	Blue LED enable		
LEDR_PWM	Red LED PWM signal used to control the LED current		
LEDG_PWM	Green LED PWM signal used to control the LED current		
LEDB_PWM	Blue LED PWM signal used to control the LED current		

Table 9-3. Active Signals – Illumination Interface



9.2.2.2.2 Trigger Interface (Sync Outputs)

The DLPC350 controller outputs a set of trigger signals for synchronizing displayed patterns with a camera, sensor, or other peripherals. The DLPC350 also has input triggers, where an external processor controls when the patterns are displayed.

SIGNAL NAME	DESCRIPTION
P1_HSYNC	Horizontal sync
P1_VSYNC	Vertical sync
TRIG_IN_1	Advances the pattern display or displays two alternating patterns, depending on the mode
TRIG_IN_2	Pauses the pattern display or advances the pattern by two, depending on the mode
TRIG_OUT_1	Active high during pattern exposure
TRIG_OUT_2	Active high to indicate first pattern display

Table 9-4.	Active	Signals -	Trigger	and Sv	ync Interface
		orginals	inggoi		

9.2.2.3 DLPC350 System Support Interfaces

9.2.2.3.1 Reference Clock

The DLPC350 controller requires a 32-MHz 3.3-V external input from an oscillator. This signal serves as the DLP4500NIR chipset reference clock from which the majority of the interfaces derive their timing. This includes DMD interfaces and serial interfaces.

9.2.2.3.2 PLL

The DLPC350 controller contains two PLLs (PLLM and PLLD), each of which have dedicated 1.2-V digital and 1.8-V analog supplies. These 1.2-V PLL pins must be individually isolated from the main 1.2-V system supply via a ferrite bead. The impedance of the ferrite bead must be much greater than the capacitor at frequencies where noise is expected. The impedance of the ferrite bead must also be less than 0.5 Ω in the frequency range of 100 to 300 kHz and greater than 10 Ω at frequencies greater than 100 MHz.

Isolate the 1.8-V analog PLL power and ground pins as a minimum, using an LC filter with a ferrite bead serving as the inductor and a $0.1-\mu$ F capacitor on the DLPC350 side of the ferrite bead. TI recommends that this 1.8-V PLL power be supplied from a dedicated linear regulator and each PLL should be individually isolated from the regulator. The same ferrite recommendations described for the 1.8-V analog PLL supply apply to the 1.2-V digital PLL supply.

When designing the overall supply filter network, care must be taken to ensure that no resonances occur. Take special care when using the 1- to 2-MHz band because this coincides with the PLL natural loop frequency.

9.2.2.3.3 Program Memory Flash Interface

The DLPC350 controller provides two external program memory chip selects:

- $\overline{PM CS 1}$ must be used as the chip select for the boot flash device. (Standard NOR Flash \leq 128 Mb).
- PM_CS_2 is available for an optional flash device (≤128 Mb).

The flash access timing is fixed at 100.5 ns for read timing, and 154.1 ns for write timing. In standby mode, these values change to 803.5 ns for read timing and 1232.1 ns for write timing.

These timing values assume a maximum single direction trace length of 75 mm. When an additional flash is used in conjunction with the boot flash, stub lengths must be kept short and located as close as possible to the flash end of the route.

The DLPC350 controller provides enough program memory address pins to support a flash device up to 128 Mb. PM_ADDR_22 and PM_ADDR_21 are tri-stated GPIO pins during reset, so they require board-level pulldown resistors to prevent the flash address bits from floating during initial bootload.



9.2.2.4 DMD Interfaces

9.2.2.4.1 DLPC350 to DMD Digital Data

The DLPC350 controller provides the pattern data to the DMD over a double data rate (DDR) interface. Data is clocked on both rising and falling edges of the DCLK.

Table 9-5 describes the signals used for this interface.

Table 9-5. Active Signals – DLPC350 to DMD Digital Data Interface

V	V
DLPC350 SIGNAL NAME	DMD SIGNAL NAME
DMD_D(23:0)	DATA(23:0)
DMD_DCLK	DCLK

9.2.2.4.2 DLPC350 to DMD Control Interface

The DLPC350 controller provides the control data to the DMD over a serial bus.

Table 9-6 describes the signals used for this interface.

Table 9-6. Active Signals – DLPC350 to DMD Control Interface

DLPC350 SIGNAL NAME	DMD SIGNAL NAME	DESCRIPTION
DMD_SAC_BUS	SAC_BUS	DMD stepped-address control (SAC) bus data
DMD_SAC_CLK	SAC_CLK	DMD stepped-address control (SAC) bus clock
DMD_LOADB	LOADB	DMD data load signal
DMD_SCTRL	SCTRL	DMD data serial control signal
DMD_TRC	TRC	DMD data toggle rate control

9.2.2.4.3 DLPC350 to DMD Micromirror Reset Control Interface

The DLPC350 controls the micromirror clock pulses in a manner to ensure proper and reliable operation of the DMD.

Table 9-7 describes the signals used for this interface.

Table 9-7. Active Signals – DLPC350 to DMD Micromirror Reset Control Interface

DLPC350 SIGNAL NAME	DMD SIGNAL NAME	DESCRIPTION
DMD_DRC_BUS	DRC_BUS	DMD reset control serial bus
DMD_DRC_OE	DRC_OE	DMD reset control output enable
DMD_DRC_STRB	DRC_STRB	DMD reset control strobe



10 Power Supply Recommendations

10.1 Power Supply Sequencing Requirements

The DLP4500NIR DMD includes five voltage-level supplies (V_{CC} , V_{REF} , V_{OFFSET} , V_{BIAS} , and V_{RESET}), all referenced to VSS ground. For reliable operation of the DLP4500NIR DMD, the following power supply sequencing requirements must be followed.

CAUTION

Reliable performance of the DMD requires that the following conditions be met:

- 1. The V_{CC}, V_{REF}, V_{OFFSET}, V_{BIAS}, and V_{RESET} power supply inputs must all be present during operation. All voltages must be referenced to DMD ground (VSS).
- 2. The V_{CC}, V_{REF}, V_{OFFSET}, V_{BIAS}, and V_{RESET} power supplies must be sequenced on and off in the manner prescribed.

Repeated failure to adhere to the prescribed power-up and power-down procedures may affect device reliability

10.2 DMD Power Supply Power-Up Procedure

- 1. Power up V_{CC} and V_{REF} in any order.
- 2. Wait for V_{CC} and V_{REF} to each reach a stable level within their respective recommended operating ranges.
- Power up V_{BIAS}, V_{OFFSET}, and V_{RESET} in any order, provided that the maximum delta-voltage between V_{BIAS} and V_{OFFSET} is not exceeded (see Section 7.1 for details).

Note

During the power-up procedure, the DMD LVCMOS inputs should not be driven high until after step 2 is complete.

Note

Power supply slew rates during power up are unrestricted, provided that all other conditions are met.

10.3 DMD Power Supply Power-Down Procedure

- 1. Command the chipset controller to execute a mirror-parking sequence. See the controller data sheet (listed in *Section 12.2.1*) for details.
- 2. Power down V_{BIAS}, V_{OFFSET}, and V_{RESET} in any order, provided that the maximum delta voltage between V_{BIAS} and V_{OFFSET} is not exceeded (see *Section 7.1* for details).
- 3. Wait for V_{BIAS} , V_{OFFSET} , and V_{RESET} to each discharge to a stable level within 4 V of the reference ground.
- 4. Power down V_{CC} and V_{REF} in any order.

Note

During the power-down procedure, the DMD LVCMOS inputs should be held at a level less than V_{REF} + 0.3 V.

Note

Power-supply slew rates during power down are unrestricted, provided that all other conditions are met.






Figure 10-1. Power-Up and Power-Down Timing

Texas

INSTRUMENTS



11 Layout

11.1 Layout Guidelines

11.1.1 DMD Interface Design Considerations

The DMD interface is modeled after the low-power DDR-memory (LPDDR) interface. To minimize power dissipation, the LPDDR interface is defined to be unterminated. As a result, PCB signal-integrity management is imperative. Impedance control and crosstalk mitigation is critical to robust operation. LPDDR board design recommendations include trace spacing that is three times the trace width, impedance control within 10%, and signal routing directly over a neighboring reference plane (ground or 1.9-V plane).

DMD interface performance is also a function of trace length; therefore the length of the trace limits performance. The DLPC350 controller only works over a narrow range of DMD signal routing lengths at 120 MHz. Ensuring positive timing margins requires attention to many factors.

As an example, the DMD interface system timing margin can be calculated as follows.

Setup Margin = (DLPC350 Output Setup) – (DMD Input Setup) – (PCB Routing Mismatch) – (PCB SI Degradation) (7)

Hold-Time Margin = (DLPC350 Output Hold) – (DMD Input Hold) – (PCB Routing Mismatch) – (PCB SI Degradation) (8)

PCB signal integrity degradation can be minimized by reducing the affects of simultaneously switching output (SSO) noise, crosstalk, and inter-symbol interface (ISI). Additionally, PCB routing mismatch can be budgeted via controlled PCB routing.

In an attempt to minimize the need for signal integrity analysis that would otherwise be required, the following PCB design guidelines are provided. They describe an interconnect system that satisfies both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB SI degradation). Variation from these recommendations may also work, but should be confirmed with PCB signal integrity analysis or lab measurements.

11.1.2 DMD Termination Requirements

Table 11-1 lists the termination requirements for the DMD interface. These series resistors should be placed as close to the DLPC350 pins as possible while following all PCB guidelines.

SIGNALS	SYSTEM TERMINATION
DMD_D(23:0), DMD_TRC, DMD_SCTRL, DMD_LOADB, DMD_DRC_STRB, DMD_DRC_BUS, DMD_SAC_CLK, and DMD_SAC_BUS	External 5- Ω series termination at the transmitter
DMD_DCLK	External 5- Ω series termination at the transmitter
DMD_DRC_OE	External 0- Ω series termination. This signal must be externally pulled-up to VDD_DMD via a 30-k Ω to 51-k Ω resistor

Table 11-1. Termination Requirements for DMD Interface

DMD_CLK and DMD_SAC_CLK clocks should be equal lengths, as shown in Figure 11-1.






Figure 11-1. Series-Terminated Clocks

11.1.3 Decoupling Capacitors

The decoupling capacitors should be given placement priority. The supply voltage pin of the capacitor should be located close to the DLPC350 supply voltage pin or pins. Decoupling capacitors should have two vias connecting the capacitor to ground and two vias connecting the capacitor to the power plane, but if the trace length is less than 0.05 inches, the device can be connected directly to the decoupling capacitor. The vias should be located on opposite sides of the long side of the capacitor, and those connections should be less than 0.05 inches as well.

11.1.4 Power Plane Recommendations

For best performance, TI recommends the following:

- Two power planes
 - One solid plane for ground (GND)
 - One split plane for other voltages with no signal routing on the power planes
- Power and ground pins should be connected to these planes through a via for each pin.
- All device pin and via connections to these planes should use a thermal relief with a minimum of four spokes.
- Trace lengths for the component power and ground pins should be minimized to 0.03 inches or less.
- Vias should be spaced out to avoid forming slots on the power planes.
- High speed signals should not cross over a slot in the adjacent power planes.
- Vias connecting all the digital layers should be placed around the edge of the rigid PCB regions 0.03 inches from the board edges with 0.1 inch spacing prior to routing.
- Placing extra vias is not required if there are sufficient ground vias due to normal ground connections of devices.
- All signal routing and signal vias should be inside the perimeter ring of ground vias.

11.1.5 Signal Layer Recommendations

The PCB signal layers should follow typical good practice guidelines including:

- Layer changes should be minimized for single-ended signals.
- Individual differential pairs can be routed on different layers, but the signals of a given pair should not change layers.
- Stubs should be avoided.
- Only voltage or low-frequency signals should be routed on the outer layers, except as noted previously in this document.
- Double data rate signals should be routed first for best impedance and trace length matching.

The PCB should have a solder mask on the top and bottom layers. The mask should not cover the vias.

- Except for fine pitch devices (pitch ≤ 0.032 inches), the copper pads and the solder mask cutout should be of the same size.
- Solder mask between pads of fine pitch devices should be removed.
- In the BGA package, the copper pads and the solder mask cutout should be of the same size.



11.1.6 General Handling Guidelines for CMOS-Type Pins

To avoid potentially damaging current caused by floating CMOS input-only pins, TI recommends that unused input pins be tied through a pullup resistor to its associated power supply, or a pulldown to ground. For inputs with internal pullup or pulldown resistors, adding an external pullup or pulldown resistor is unnecessary unless specified in the Pin Configuration and Functions section. Note that internal pullup and pulldown resistors are weak and should not be expected to drive an external line.

After power-up or device reset, bidirectional pins are configured as inputs as a reset default until directed otherwise.

Unused output-only pins can be left open.

11.1.7 PCB Manufacturing

The DLPC350 Controller and DMD are a high-performance (high-frequency and high-bandwidth) set of components. This section provides PCB guidelines to help ensure proper operation of these components.

The DLPC350 controller board will be a multi-layer PCB with surface mount components on both sides. The majority of large surface mount components are placed on the top side of the PCB. Circuitry is high speed digital logic. The high speed interfaces include:

- 120-MHz DDR interface from DLPC350 to DMD
- 150-MHz LVTTL interface from a video decoder to the DLPC350
- 150-MHz pixel clock supporting 30-bit parallel RGB interface
- LVTTL parallel memory interface between the DLPC350 controller and flash with 70-ns access time
- LVDS flat panel display port to DLPC350

The PCB should be designed to IPC2221 and IPC2222, Class 2, Type Z, at level B producibility and built to IPC6011 and IPC6012, Class 2.

11.1.7.1 General Guidelines

Table 11-2. I GD General Neconimendations			
DESCRIPTION RECOMMENDATION			
Configuration	Asymmetric dual stripline		
Etch thickness (T)	1.0-oz. (1.2-mil thick) copper		
Single-ended signal impedance	50 Ω (±10%)		
Differential signal impedance	100 Ω differential (±10%)		

Table 11-2. PCB General Recommendations

11.1.7.2 Trace Widths and Minimum Spacings

For best performance, TI recommends the trace widths and minimum spacings shown in Table 11-3.

Table 11-3. Trace Widths and Minimum Spacings

SIGNAL NAME	TRACE WIDTH (inches)	MINIMUM TRACE SPACING (inches)
P1P2, P1P2V_PLLM, P1P2V_PLLD, P2P5V, P3P3V, P1P9V, A1P8V, A1P8V_PLLD, A1P8V_PLLM	0.02	0.010
VRST, VBIAS, VOFFSET	0.02	0.010
VSS (GND)	0.02	0.005
FANx_OUT	0.02	0.020
DMD_DCLK		0.030
P1A_CLK, P1B_CLK, P1C_CLK		0.030
MOSC, MOSCN		0.030

DMD SAC BUS, DMD OE



11.1.7.3 Routing Constraints

In order to meet the specifications listed in the following tables, typically the PCB designer must route these signals manually (not using automated PCB routing software). In case of length matching requirements, routing traces in a serpentine fashion may be required. Keep the number of turns to a minimum and the turn angles no sharper than 45°. Traces must be 0.1 inches from board edges when possible; otherwise they must be 0.05 inches minimum from the board edges. Avoid routing long traces all around the PCB. PCB layout assumes adjacent trace spacing is twice the trace width. However, three times the trace width will reduce crosstalk and significantly help performance.

The maximum and minimum signal routing trace lengths include escape routing.

Table 11-4. Orginal Length Roading Constraints for DMD Interface				
SIGNALS	MINIMUM SIGNAL ROUTING LENGTH ⁽¹⁾	MAXIMUM SIGNAL ROUTING LENGTH ⁽²⁾		
DMD_D(23:0), DMD_DCLK, DMD_TRC, DMD_SCTRL, DMD_LOADB,	2480 mil (63 mm)	2953 mil (75 mm)		
DMD_OE, DMD_DRC_STRB, DMD_DRC_BUS, DMD_SAC_CLK, and DMD_SAC_BUS	512 mil (13 mm)	5906 mil (150 mm)		

Table 11-4. Signal Length Routing Constraints for DMD Interface

(1) Signal lengths below the stated minimum will likely result in overshoot or undershoot.

DMD-DDR maximum signal length is a function of the DMD DCLK rate. (2)

Each high-speed, single-ended signal should be routed in relation to its reference signal, such that a constant impedance is maintained throughout the routed trace. Avoid sharp turns and layer switching while keeping total trace lengths to a minimum. The following signals should follow the signal matching requirements described in Table 11-5.

Table 11-5. Thigh-opeed bighar matching requirements for DMD interface				
SIGNALS	REFERENCE SIGNAL	MAX MISMATCH	UNIT	
DMD_D(23:0), DMD_TRC, DMD_SCTRL, DMD_LOADB	DMD_DCLK	±200 (±5.08)	mil (mm)	
DMD DRC STRB, DMD DRC BUS,		±200	mil	

DMD SAC CLK

(±5.08)

(mm)

Table 11-5 High-Speed Signal Matching Requirements for DMD Interface

The values in Table 11-5 apply to the PCB routing only. They do not include any internal package routing mismatch associated with the DLPC350 or DMD. Additional margin can be attained if internal DLPC350 package skew is taken into account. Additionally, to minimize EMI radiation, serpentine routes added to facilitate trace length matching should only be implemented on signal layers *between* reference planes.

Both the DLPC350 output timing parameters and the DMD input timing parameters include a timing budget to account for their respective internal package routing skew. Thus, additional system margin can be attained by comprehending the package variations and compensating for them in the PCB layout. To increase the system timing margin, TI recommends that the DLPC350 package variation be compensated for (by signal group), but it may not be desirable to compensate for DMD package skew. This is due to the fact that each DMD has a different skew profile, making the PCB layout DMD specific. To use a common PCB design for different DMDs, TI recommends that either the DMD package skew variation not be compensated for on the PCB, or the package lengths for all applicable DMDs being considered. Table 11-6 provides the DLPC350 package output delay at the package ball for each DMD interface signal.

The total length of all the traces in Table 11-6 should be matched to the DMD DCLK trace length. Total trace length includes package skews, PCB length, and DMD flex cable length.

Table 11-6. DLPC350 Package Skew and Routing Trace Length for the DMD
Interface

SIGNAL	TOTAL DELAY (Package Skews)		PACKAGE PIN
	(ps)	(mil)	FACKAGE FIN
DMD_D0	25.9	152.35	A8
DMD_D1	19.6	115.29	B8



Interface (continued)								
SIGNAL	TOTAL DELAY	(Package Skews)	PACKAGE PIN					
SIGNAL	(ps)	(mil)	FACINAGE FIN					
DMD_D2	13.4	78.82	C8					
DMD_D3	7.4	43.53	D8					
DMD_D4	18.1	106.47	B11					
DMD_D5	11.1	65.29	C11					
DMD_D6	4.4	25.88	D11					
DMD_D7	0.0	0.00	E11					
DMD_D8	14.8	87.06	C7					
DMD_D9	18.4	108.24	B10					
DMD_D10	6.4	37.65	E7					
DMD_D11	4.8	28.24	D10					
DMD_D12	29.8	175.29	A6					
DMD_D13	25.7	151.18	A12					
DMD_D14	19.0	111.76	B12					
DMD_D15	11.7	68.82	C12					
DMD_D16	4.7	27.65	D12					
DMD_D17	21.5	126.47	B7					
DMD_D18	24.8	145.88	A10					
DMD_D19	8.3	48.82	D7					
DMD_D20	23.9	140.59	B6					
DMD_D21	1.6	9.41	E9					
DMD_D22	10.7	62.94	C10					
DMD_D23	16.7	98.24	C6					
DMD_DCLK	24.8	145.88	A9					
DMD_LOADB	18.0	105.88	B9					
DMD_SCTRL	11.4	67.06	C9					
DMD_TRC	4.6	27.06	D9					

Table 11-6. DLPC350 Package Skew and Routing Trace Length for the DMD Interface (continued)

Table 11-7. Routing Priority

SIGNAL	ROUTING PRIORITY	ROUTING LAYER	MATCHING REFERENCE SIGNAL	TOLERANCE
DMD_DCLK ^{(1) (2) (3)}	1	3	-	-
DMD_D[23:0], DMD_SCTRL, DMD_TRC, DMD_LOADB ^{(1) (2) (3) (4)}	1	3, 4	DMD_DCLK	±150 mils
P1_A[9:0], P1_B[9:0], P1_C[9:0], P1_HSYNC, P1_VSYNC, P1_DATAEN, P1X_CLK	1	3, 4	P1X_CLK	±0.1 inches
R[A-E]_IN_P, R[A-E]_IN_N, RCK_IN_P, RCK_IN_N	2	3, 4	RCK	±150 mils Differential signals need to be matched within ±12 mils

(1) Total signal length from the DLPC350 and the DMD, including flex cable traces and PCB signal trace lengths must be held to the lengths specified in Table 11-4.

(2) Switching routing layers is not permitted except at the beginning and end of a trace.

(3) Minimize vias on DMD traces.

(4) Matching includes PCB trace length plus the DLPC350 package length plus the DMD flex cable length.



11.1.7.4 Fiducials

Fiducials for automatic component insertion should be 0.05 inch diameter copper with a 0.1-inch cutout (antipad). Fiducials for optical auto insertion are placed on three corners of both sides of the PCB.

11.1.7.5 Flex Considerations

Table 11-8 shows the general DMD flex design recommendations. Table 11-9 lists the minimum flex design requirements.

Table 11-0. Tiex General Recommendations							
DESCRIPTION	RECOMMENDATION						
Configuration	Two-layer micro strip						
Reference plane 1	Ground plan for proper return						
Vias	Maximum two per signal						
Single trace width	4-mil minimum						
Etch thickness (T)	0.5-oz. (0.6 mil thick) copper						
Single-ended signal impedance	50 Ω (± 10%)						

Table 11-8. Flex General Recommendations

	11-9. Minimum Flex Desi		
PARAMETER	APPLICATION	SINGLE-ENDED SIGNALS	UNIT
	Escape routing in ball field	4 (0.1)	mil (mm)
Line width (W) ⁽¹⁾	PCB etch data and control	5 (0.13)	mil (mm)
	PCB etch clocks	7 (0.18)	mil (mm)
	Escape routing in ball field	4 (0.1)	mil (mm)
Minimum line spacing to other signals (S)	PCB etch data and control	2x the line width ⁽²⁾	mil (mm)
	PCB etch clocks	3x the line width	mil (mm)

Table 11-9. Minimum Flex Design Requirements

(1) Line width is expected to be adjusted to achieve impedance requirements.

(2) Three times the line spacing is recommended for all signals to help achieve the desired signal integrity.

11.1.7.6 DLPC350 Thermal Considerations

The underlying thermal limitation for the DLPC350 controller is that the maximum operating junction temperature (T_J) must not be exceeded (see *Recommended Operating Conditions* in *Specifications*). This temperature is dependent on operating ambient temperature, airflow, PCB design (including the component layout density and the amount of copper used), power dissipation of the DLPC350 controller, and power dissipation of surrounding components. The DLPC350 package is designed to extract heat through the power and ground planes of the PCB, thus copper content and airflow over the PCB are important factors.

11.2 Layout Example

11.2.1 Printed Circuit Board Layer Stackup Geometry


The DLPC350 PCB is targeted at six layers with layer stack up shown in Figure 11-2. The PCB layer stack may vary depending on system design. However, careful attention is required to meet design considerations. Layers one and six should consist of the components layers. Low-speed routing and power splits are allowed on these layers. Layer two should consist of a solid ground plane. Layer five should be a split voltage plane. Layers three and four should be used as the primary routing layers. Routing on external layers should be less than 0.25 inches for priority one and two signals. Refer to Table 11-7 for signal priority groups.

Board material should be FR-370HR or similar. PCB should be designed for lead-free assembly with the stackup geometry shown in Figure 11-2.



												Controlled	Impedance Sta	ick-up form)
Layer	Thickness	Stack-up	Material: F	R370HR Descript	Cu Oz	Trace	SE Calculated	Target	Ref Pln	Trace	Space	Diff Pairs (Pitch)	Calculated	Target	Ref Pln
Layer				Descript	CuOz	Trace	Calculated	Target	FIII	Trace	Space	(Fitch)	Calculated	Target	FIII
1	0.7 1.2 0.6		plating	sig	0.5	10.5 4	50.25 74.93	50 75	2	4.5 5.25	4.5 4.75	9 10	102.01 99.14	100 100	2 2
2	6 2.6 .	6.0	prepreg	pln	2										
3	5 1.2	5.0	core	sig	1	7	50.36	50	2,5	4.25	5.75	10	99.11	100	2,5
	5	5.0		blank											
	18	18.0		blank	Filler to m	eet overa	l thickness								
4	5 1.2	5.0	prepreg	sig	1	7	50.36	50	2,5	4.25	5.75	10	99.11	100	2,5
5	5 2.6	5.0	соге	pln	2										
6	6 0.6 1.2 0.7	6.0	prepreg plating soldermask	sig	0.5	10.5 4	50.25 74.93	50 75	5 5	4.5 5.25	4.5 4.75	9 10	102.01 99.14	100 100	5 5
	8.8 =coppe 28 =core 22 =prepre 3.8 =plating	eg g, s/m	Target thickr	ness:											
	62.6 =total		.062 +-10%	Ca	alculated us	ing Apsim	RLGC (Imped	ance calcu	ulator) +-	10%					5/5/08


Figure 11-2. Layer Stackup



PARAMETER	DESCRIPTION	RECOMMENDATION
Reference plane 1	Ground plane for proper return	
Reference plane 2	1.9-V DMD I/O power plane or ground	
Er	Dielectric FR4	4.3 at 1 GHz (nominal)
H1	Signal trace distance to reference plane 1	5 mil (0.127 mm)
H2	Signal trace distance to reference plane 2	30.4 mil

11.2.2 Recommended DLPC350 MOSC Crystal Oscillator Configuration

The DLPC350 controller requires an external reference clock to feed its internal PLL. This reference may be supplied via a crystal or oscillator. The DLPC350 controller accepts a reference clock of 32 MHz with a maximum frequency variation of 100 ppm (including aging, temperature, and trim component variation). When a crystal is used, several discrete components are also required, as shown in Figure 11-3.



C_L = crystal load capacitance in F



 $C_{L1} = 2 \times (C_L - C_{stray-MOSC})$

 $C_{L2} = 2 \times (C_L - C_{stray-MOSCN})$

 $C_{stray-MOSC}$ = sum of package and PCB capacitance at the crystal pin associated with ASIC signal MOSC

 $C_{stray-MOSCN}$ = sum of package and PCB capacitance at the crystal pin associated with ASIC signal MOSCN

Figure 11-3. Recommended Crystal Oscillator Configuration

Table 11-11. Crystal Port Electrical Characteristics

PARAMETER	NOM	UNIT
MOSC to GND capacitance	3.9	pF
MOSCN to GND capacitance	3.8	pF

PARAMETER	RECOMMENDED	UNIT
Crystal circuit configuration	Parallel resonant	
Crystal type	Fundamental (first harmonic)	
Crystal nominal frequency	32	MHz
Crystal frequency tolerance (including accuracy, temperature, aging and trim sensitivity)	±100	PPM
Crystal equivalent series resistance (ESR)	50 maximum	Ω
Crystal load	10	pF
Crystal shunt load	7 maximum	pF
Crystal frequency temperature stability	±30	PPM
R _S drive resistor (nominal)	100	Ω
R _{FB} feedback resistor (nominal)	1	MΩ
C _{L1} external crystal load capacitor (MOSC)	Typical drive level with TCX9C3207001 crystal (ESRmax = 30Ω) = 160μ W. See Figure 11-3	pF
C _{L2} external crystal load capacitor (MOSCN)	Typical drive level with TCX9C3207001 crystal (ESRmax = 30Ω) = 160μ W. See Figure 11-3	pF
PCB layout	A ground isolation ring around the crystal	

Table 11-12. Recommended Crystal Configuration

If an external oscillator is used, then the oscillator output must drive the MOSC pin on the DLPC350 controller, and the MOSCN pin should be left unconnected. Note that the DLPC350 controller can only accept a triangular waveform.

Similar to the crystal option, the oscillator input frequency is limited to 32 MHz.

It is assumed that the external crystal or oscillator stabilizes within 50 ms after stable power is applied.

11.2.3 Recommended DLPC350 PLL Layout Configuration

High-frequency decoupling is required for both 1.2-V and 1.8-V PLL supplies and should be provided as close as possible to each of the PLL supply package pins as shown in the example layout in Figure 11-4. TI recommends that decoupling capacitors be placed under the package on the opposite side of the board. High quality, low-ESR, monolithic, surface mount capacitors should be used. Typically 0.1 μ F for each PLL supply should be sufficient. The length of a connecting trace increases the parasitic inductance of the mounting and thus, where possible, there should be no trace, allowing the via to butt up against the land itself. Additionally, the connecting trace should be made as wide as possible. Further improvement can be made by placing vias to the side of the capacitor lands or doubling the number of vias.

The location of bulk decoupling depends on the system design. Typically, a good ceramic capacitor in the 10-µF range is adequate.






Figure 11-4. PLL Filter Layout



12 Device and Documentation Support


12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 Device Nomenclature

Figure 12-1 provides a legend for reading the complete device name for any DLP device.



12.1.3 Device Markings

The device marking consists of the fields shown in Figure 12-2.




Figure 12-2. Device Markings for FQD

12.2 Documentation Support

12.2.1 Related Documentation

The following documents contain additional information related to the use of the DLP4500NIR device:

- DLPC350 Digital Controller Data Sheet, DLPS029 DLPS029
- DLPC350 Software Programmer's Guide, DLPU010



- DLP® LightCrafter™ 4500 Evaluation Module User's Guide, DLPU011
- Geometric Optics Application Note, DLPA044

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

DLP[®] is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution

Real Providence

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLP4500NIRAFQD	ACTIVE	CLGA	FQD	98	5	RoHS & Green	NI/AU	N / A for Pkg Type	10 to 70		Samples
DLP4500NIRFQD	OBSOLETE	CLGA	FQD	98		TBD	Call TI	Call TI			

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







		251083	52	3		I		
								D
			0.60	LGA PAD 0± 0.060 0.200 A B 0.100 A	ΧΟ.	600± 0.060		С
				× +	H G F C B	9 x 0.742 = 6.67 10X (3.339)	8	В
(0.742 N PAD [TON	4	0 3 2	size D	x 0.742		^{NO} 2510852	REV C	А
<u> </u>		2	SCALE			SHEET 3 OF	3	ļ

2510852 ^s 3

DWG NO.

1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated