1 Features

• Qualified for Automotive Applications
• AEC-Q100 Qualified With the Following Results:
  – Device Temperature Grade 1: −40°C to 125°C
  – Device Operating Temperature Range
  – Device HBM ESD Classification Level 2
  – Device CDM ESD Classification Level C6
• Complete Unidirectional High-Side Current Measurement Circuit
• Wide Supply and Common-Mode Ranges
  – INA139-Q1: 2.7 V to 40 V
  – INA169-Q1: 2.7 V to 60 V
• Independent Supply and Input Common-Mode Voltages
• Single Resistor Gain Set
• Low Quiescent Current (60 μA Typical)
• Wide Temperature Range: −40°C to +125°C
• Package: TSSOP-8

2 Applications

• Electric Power Steering (EPS) Systems
• Body Control Modules
• Brake Systems
• Electronic Stability Control (ESC) Systems

3 Description

The INA139-Q1 and INA169-Q1 (INA1x9-Q1) are high-side, unidirectional, current shunt monitors. Wide input common-mode voltage range, high-speed, low quiescent current, and TSSOP-8 packaging enable use in a variety of applications.

The device converts a differential input voltage to a current output. This current is converted back to a voltage with an external load resistor that sets any gain from 1 to over 100. Although designed for current shunt measurement, the circuit invites creative applications in measurement and level shifting.

Both the INA139-Q1 and INA169-Q1 are available in a TSSOP-8 package, and are specified for the −40°C to +125°C temperature range.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA139-Q1</td>
<td>TSSOP (8)</td>
<td>4.40 mm × 3.00 mm</td>
</tr>
<tr>
<td>INA169-Q1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) For all available packages, see the package option addendum at the end of the data sheet.
Table of Contents

1 Features .......................................................... 1
2 Applications ...................................................... 1
3 Description ........................................................ 1
4 Revision History .................................................. 2
5 Pin Configuration and Functions ............................. 3
6 Specifications .................................................... 3
   6.1 Absolute Maximum Ratings .......................... 3
   6.2 ESD Ratings ............................................... 3
   6.3 Recommended Operating Conditions ............... 4
   6.4 Thermal Information ..................................... 4
   6.5 Electrical Characteristics ............................. 5
   6.6 Typical Characteristics ................................ 6
7 Detailed Description ............................................ 8
   7.1 Overview ................................................... 8
   7.2 Functional Block Diagram ............................. 8
   7.3 Feature Description ...................................... 9
   7.4 Device Functional Modes ............................. 9
8 Application and Implementation ............................ 9
   8.1 Application Information ............................... 9
   8.2 Typical Applications ..................................... 11
9 Power Supply Recommendations ........................... 18
10 Layout .......................................................... 18
   10.1 Layout Guidelines ....................................... 18
   10.2 Layout Example ......................................... 18
11 Device and Documentation Support ........................ 19
   11.1 Related Documentation ............................... 19
   11.2 Related Links ............................................ 19
   11.3 Community Resources ............................... 19
   11.4 Trademarks .............................................. 19
   11.5 Electrostatic Discharge Caution .................... 19
   11.6 Glossary ................................................... 19
12 Mechanical, Packaging, and Orderable Information .... 19

4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (May 2011) to Revision F

- Added Device Information, ESD Ratings, Recommended Operating Conditions, and Thermal Information tables, and Feature Description, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections ........................................ 1
- Added new automotive qualification features bullet, and deleted old bullet .......................................................... 1
- Changed Applications bullets .......................................................... 1
- Changed text in Description section ........................................ 1
- Changed all figures to show correct device names; added -Q1 .................................................................................. 1
- Added pin names to all figures and removed all pin numbers ................................................................................ 1
- Deleted Ordering Information table; information available in the Package Option Addendum at the end of this data sheet 3
- Deleted lead temperature and thermal resistance from Absolute Maximum Ratings table; see new Thermal Information table for thermal resistance values ........................................... 3
- Changed R\textsubscript{SS} value .......................................................... 4
- Changed V\textsubscript{S} to V+ throughout data sheet for consistency .......................................................... 5
- Changed R\textsubscript{OUT} in Electrical Characteristics table to R\textsubscript{L} for consistency ........................................ 5
- Changed R\textsubscript{L} from 125 k\textOmega{} to 25 k\textOmega{} in condition line of Typical Characteristics section .......................................................... 6
- Changed V\textsubscript{IN} to V\textsubscript{SENSE} in Figure 4 ................................................................................ 6
- Changed V\textsubscript{S} to R\textsubscript{S} when describing shunt resistor in Operation section ................................................................................ 9
- Changed Figure 9; deleted incorrect pin numbers, and moved embedded table to outside of figure ................................................ 10
- Changed Figure 10 ................................................................................ 11
- Changed Figure 14 to show correct pin names, deleted incorrect pin numbers, and added missing division line in output offset equation .......................................................... 14
- Changed Figure 15 ................................................................................ 15
5 Pin Configuration and Functions

PW Package
8-Pin TSSOP
Top View

<table>
<thead>
<tr>
<th>PIN</th>
<th>I/O</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>4</td>
<td>— Ground</td>
</tr>
<tr>
<td>NC</td>
<td>3, 5, 7</td>
<td>— Not connected internally</td>
</tr>
<tr>
<td>OUT</td>
<td>6</td>
<td>O Output current</td>
</tr>
<tr>
<td>V+</td>
<td>8</td>
<td>I Power supply voltage</td>
</tr>
<tr>
<td>V+</td>
<td>2</td>
<td>I Positive input voltage</td>
</tr>
<tr>
<td>V+</td>
<td>1</td>
<td>I Negative input voltage</td>
</tr>
</tbody>
</table>

6 Specifications

6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) \(^{(1)}\)

<table>
<thead>
<tr>
<th>Voltage</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply, V+</td>
<td>INA139-Q1</td>
<td>−0.3</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1</td>
<td>−0.3</td>
<td>75</td>
</tr>
<tr>
<td>Analog inputs, (V_{IN+}, V_{IN-})</td>
<td>Common mode</td>
<td>INA139-Q1</td>
<td>−0.3</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1</td>
<td>−0.3</td>
<td>75</td>
</tr>
<tr>
<td></td>
<td>Differential, ((V_{IN+}) - (V_{IN-}))</td>
<td>−40</td>
<td>2</td>
</tr>
<tr>
<td>Analog output, OUT</td>
<td>−0.3</td>
<td>40</td>
<td>V</td>
</tr>
<tr>
<td>Temperature</td>
<td>Operating, (T_A)</td>
<td>−55</td>
<td>125</td>
</tr>
<tr>
<td></td>
<td>Junction, (T_J)</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td>Storage, (T_{stg})</td>
<td>−65</td>
<td>150</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

<table>
<thead>
<tr>
<th>(V_{(ESD)})</th>
<th>Electrostatic discharge</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{(ESD)})</td>
<td>Human-body model (HBM), per AEC Q100-002(^{(1)})</td>
<td>±2000</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Charged-device model (CDM), per AEC Q100-011</td>
<td>±1000</td>
<td>V</td>
</tr>
</tbody>
</table>

\(^{(1)}\) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage, V+</td>
<td>INA139-Q1</td>
<td>2.7</td>
<td>5</td>
<td>40</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1</td>
<td>2.7</td>
<td>5</td>
<td>60</td>
</tr>
<tr>
<td>Common mode voltage</td>
<td>INA139-Q1</td>
<td>2.7</td>
<td>12</td>
<td>40</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1</td>
<td>2.7</td>
<td>12</td>
<td>60</td>
</tr>
<tr>
<td>Operating temperature, T_A</td>
<td></td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

6.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(1)</th>
<th>INA1x9-Q1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PW (TSSOP)</td>
</tr>
<tr>
<td>R_{JA} Junction-to-ambient thermal resistance</td>
<td>179.1</td>
</tr>
<tr>
<td>R_{JC(top)} Junction-to-case (top) thermal resistance</td>
<td>62.6</td>
</tr>
<tr>
<td>R_{JB} Junction-to-board thermal resistance</td>
<td>107.7</td>
</tr>
<tr>
<td>ψ_{JT} Junction-to-top characterization parameter</td>
<td>7</td>
</tr>
<tr>
<td>ψ_{JB} Junction-to-board characterization parameter</td>
<td>106</td>
</tr>
<tr>
<td>R_{JC(bot)} Junction-to-case (bottom) thermal resistance</td>
<td>N/A</td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
6.5 Electrical Characteristics

at $T_A = -40^\circ C$ to $+125^\circ C$, $V_+ = 5\, V$, $V_{IN+} = 12\, V$, and $R_L = 25\, k\Omega$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>INA139-Q1</th>
<th>INA169-Q1</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT</td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
</tr>
<tr>
<td>Full-scale sense voltage</td>
<td>$V_{SENSE} = V_{IN+} - V_{IN-}$</td>
<td>100</td>
<td>500</td>
<td></td>
</tr>
<tr>
<td>Common-mode rejection</td>
<td>$V_{IN+} = 2.7, V$ to $40, V$, $V_{SENSE} = 50, mV$</td>
<td>100</td>
<td>115</td>
<td></td>
</tr>
<tr>
<td>Offset voltage$\dagger$ RTI</td>
<td>$V_{IN+} = 2.7, V$ to $60, V$, $V_{SENSE} = 50, mV$</td>
<td>±0.2</td>
<td>±2</td>
<td></td>
</tr>
<tr>
<td>Offset voltage vs temperature</td>
<td>$V_{IN+} = 2.7, V$ to $60, V$, $V_{SENSE} = 50, mV$</td>
<td>1</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Offset voltage vs power supply ($V_+$)</td>
<td>$V_{IN+} = 2.7, V$ to $60, V$, $V_{SENSE} = 50, mV$</td>
<td>0.1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Input bias current</td>
<td></td>
<td>10</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>OUTPUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transconductance</td>
<td>$V_{SENSE} = 10, mV$ to $150, mV$</td>
<td>980</td>
<td>1000</td>
<td>1020</td>
</tr>
<tr>
<td>Transconductance versus temperature</td>
<td>$V_{SENSE} = 100, mV$</td>
<td>10</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>Nonlinearity error</td>
<td>$V_{SENSE} = 10, mV$ to $150, mV$</td>
<td>±0.01%</td>
<td>±0.2%</td>
<td></td>
</tr>
<tr>
<td>Total output error</td>
<td>$V_{SENSE} = 100, mV$</td>
<td>±0.5%</td>
<td>±2%</td>
<td></td>
</tr>
<tr>
<td>Output impedance</td>
<td></td>
<td>1</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>Voltage output swing to power supply ($V_+$)</td>
<td></td>
<td>$(V_+) - 0.9, (V_+) - 1.2, (V_+) - 0.9, (V_+) - 1.2, V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage output swing to common mode, $V_{CM}$</td>
<td></td>
<td>$V_{CM} - 0.6, V_{CM} - 1, V_{CM} - 0.6, V_{CM} - 1, V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FREQUENCY RESPONSE</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth</td>
<td>$R_L = 10, kΩ$</td>
<td>440</td>
<td></td>
<td>440</td>
</tr>
<tr>
<td>Settling time (0 1%)</td>
<td>$R_L = 20, kΩ$</td>
<td>220</td>
<td></td>
<td>220</td>
</tr>
<tr>
<td>NOISE</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output-current noise density</td>
<td></td>
<td>20</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>Total output-current noise</td>
<td>$BW = 100, kHz$</td>
<td>7</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>POWER SUPPLY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Quiescent current</td>
<td>$V_{SENSE} = 0, V$, $I_O = 0, mA$</td>
<td>60</td>
<td>125</td>
<td></td>
</tr>
</tbody>
</table>

---

$\dagger$ Defined as the amount of input voltage, $V_{SENSE}$, to drive the output to zero.
6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_+ = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $R_L = 25\text{ k}\Omega$ (unless otherwise noted)
Typical Characteristics (continued)

at $T_A = 25^\circ C$, $V+ = 5 \text{ V}$, $V_{IN+} = 12 \text{ V}$, and $R_L = 25 \text{ k}\Omega$ (unless otherwise noted)

![Figure 7. Step Response](image1)

![Figure 8. Step Response](image2)
7 Detailed Description

7.1 Overview
The INA139-Q1 and INA169-Q1 devices (INA1x9-Q1) are comprised of a high voltage, precision operational amplifier, precision thin film resistors trimmed in production to an absolute tolerance and a low noise output transistor. The INA1x9-Q1 are powered from a single power supply, and the input voltages can exceed the power-supply voltage. The INA1x9-Q1 are ideal for measuring small differential voltages, such as those generated across a shunt resistor in the presence of large, common-mode voltages. The Functional Block Diagram illustrates the functional components within both the INA139-Q1 and INA169-Q1 devices.

7.2 Functional Block Diagram

![Functional Block Diagram](image-url)
7.3 Feature Description

7.3.1 Output Voltage Range

The output of the INA1x9-Q1 is a current that is converted to a voltage by the load resistor, $R_L$. The output current remains accurate within the compliance voltage range of the output circuitry. The shunt voltage and the input common-mode and power-supply voltages limit the maximum possible output swing. The maximum output voltage ($V_{OUT\, MAX}$) compliance is limited by either Equation 1 and Equation 2, whichever is lower:

$$V_{OUT\, MAX} = (V+) - 0.7\, V - (V_{IN+} - V_{IN-})$$  \hspace{1cm} (1)

or

$$V_{OUT\, MAX} = V_{IN-} - 0.5\, V$$  \hspace{1cm} (2)

7.3.2 Bandwidth

Measurement bandwidth is affected by the value of the load resistor, $R_L$. High gain produced by high values of $R_L$ yields a narrower measurement bandwidth (see the Typical Characteristics section). For the widest possible bandwidth, keep the capacitive load on the output to a minimum. Reduction in bandwidth due to capacitive load is shown in the Typical Characteristics.

If bandwidth limiting (filtering) is desired, add a capacitor can be added to the output (see Figure 12). This capacitor does not cause instability.

7.4 Device Functional Modes

For proper operation, the INA1x9-Q1 must operate within the specified limits. Operating either device outside of their specified power supply voltage range, or their specified common-mode range, results in unexpected behavior, and is not recommended. Additionally, operating the output beyond the specified limits, with respect to power supply voltage and input common-mode voltage, also produces unexpected results. See the Electrical Characteristics for the device specifications.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Operation

Figure 9 illustrates the basic circuit diagram for both the INA139-Q1 and INA169-Q1. Load current $I_S$ is drawn from supply $V_P$ through shunt resistor $R_S$. The voltage drop in shunt resistor $R_S$ is forced across RG1 by the internal op amp, causing current to flow into the collector of Q1. External resistor $R_L$ converts the output current, $I_O$, to a voltage, $V_{OUT}$, at the OUT pin. The transfer function for the INA1x9-Q1 is given by Equation 3:

$$I_O = g_m (V_{IN+} - V_{IN-})$$

where

\[ \text{where } g_m = 1000 \, \mu A/V. \]  \hspace{1cm} (3)

In the circuit of Figure 9, the input voltage ($V_{IN+} - V_{IN-}$) is equal to $I_S \times R_S$ and the output voltage ($V_{OUT}$) is equal to $I_O \times R_L$. The transconductance ($g_m$) of the INA1x9-Q1 is 1000 $\mu A/V$. The complete transfer function for the current measurement amplifier in this application is given by Equation 4:

$$V_{OUT} = (I_S) (R_S) (1000 \, \mu A/V) (R_L)$$  \hspace{1cm} (4)

The maximum differential input voltage for accurate measurements is 0.5 V, producing a 500-$\mu A$ output current. A differential input voltage of up to 2 V does not cause damage. Differential measurements ($V_{IN+}$ and $V_{IN-}$ pins) must be unipolar, with a more-positive voltage applied to the $V_{IN+}$ pin. If a more-negative voltage is applied to $V_{IN-}$ pin, $I_O$ goes to zero, but no damage occurs.
Application Information (continued)

V+ power can be common or independent of load supply.

2.7 V ≤ (V+) ≤ 40 V

(1) Maximum V_P and V+ voltage is 60 V with INA169-Q1.

Figure 9. Basic Circuit Connections

Table 1. Voltage Gains and Corresponding Load-Resistor Values

<table>
<thead>
<tr>
<th>VOLTAGE GAIN</th>
<th>EXACT R_L (kΩ)</th>
<th>NEAREST 1% R_L (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>4.99</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>20</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>50</td>
<td>50</td>
<td>49</td>
</tr>
<tr>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
</tbody>
</table>
8.2 Typical Applications

The INA1x9-Q1 are designed for current-shunt measurement circuits, as shown in Figure 9, but the basic function is useful in a wide range of circuitry. With a little creativity, many unforeseen uses are found in measurement and level shifting circuits. A few ideas are illustrated in the following subsections.

8.2.1 Buffering Output to Drive an ADC

Digitize the output of the INA139-Q1 or INA169-Q1 devices using a 1-MSPS analog-to-digital converter (ADC).

![Diagram of Buffering Output to Drive an ADC](image)

Figure 10. Buffering Output to Drive an ADC

8.2.1.1 Design Requirements

For this design example, use the input parameters shown in Table 2.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>EXAMPLE VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage, V+</td>
<td>5 V</td>
</tr>
<tr>
<td>Common-mode voltage, V_{CM}</td>
<td>INA139-Q1: 2.7 V to 40 V</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1: 2.7 V to 60 V</td>
</tr>
<tr>
<td>Full-scale shunt voltage, V_{SENSE}</td>
<td>50 mV to 100 mV</td>
</tr>
<tr>
<td>Load resistor, R_L</td>
<td>1 kΩ to 100 kΩ</td>
</tr>
</tbody>
</table>

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Selecting R_S and R_L

In Figure 10, the value chosen for the shunt resistor, R_S, depends on the application and is a compromise between small-signal accuracy and maximum permissible voltage loss in the measurement line. High values of R_S provide better accuracy at lower currents by minimizing the effects of offset, while low values of R_S minimize voltage loss in the supply line. For most applications, best performance is attained with an R_S value that provides a full-scale shunt voltage range of 50 mV to 100 mV. Maximum input voltage for accurate measurements is 500 mV.

Choose an R_L that provides the desired full-scale output voltage. The output impedance of the INA1x9-Q1 OUT pin is very high, permitting the use of R_L values up to 100 kΩ with excellent accuracy. The input impedance of any additional circuitry at the output must be much higher than the value of R_L to avoid degrading accuracy.

Some ADCs have input impedances that significantly affect measurement gain. The input impedance of the A/D converter can be included as part of the effective R_L if its input can be modeled as a resistor to ground. Alternatively, an op amp can be used to buffer the ADC input, as shown in Figure 10. The INA1x9-Q1 are current output devices, and as such have an inherently large output impedance. The output currents from the amplifier are converted to an output voltage using the load resistor, R_L, connected from the amplifier output to ground. The ratio of the load resistor value to that of the internal resistor value determines the voltage gain of the system.
In many applications, digitizing the output of the INA1x9-Q1 is required. Digitizing is accomplished by connecting the output of the amplifier to an ADC. It is very common for an ADC to have a dynamic input impedance. If the INA1x9-Q1 output is connected directly to an ADC input, the input impedance of the ADC is effectively connected in parallel with gain setting resistor $R_L$. This parallel impedance combination affects the gain of the system and the impact on the gain is difficult to estimate accurately. A simple solution that eliminates the paralleling of impedances, and simplifies the gain of the circuit is to place a buffer amplifier, such as the OPA340, between the output of the INA1x9-Q1 and the input to the ADC.

Figure 10 illustrates this concept. Notice that a low-pass filter is placed between the OPA340 output and the input to the ADC. The filter capacitor is required to provide any instantaneous demand for current required by the input stage of the ADC. The filter resistor is required to isolate the OPA340 output from the filter capacitor in order to maintain circuit stability. The values for the filter components vary according to the operational amplifier used for the buffer and the particular ADC selected. More information regarding the design of the low-pass filter is found in the TI Precision Design, 16 bit 1MSPS Data Acquisition Reference Design for Single-Ended Multiplexed Applications, TIPD173.

Figure 11 shows the expected results when driving an ADC at 1 MSPS with and without buffering the INA1x9-Q1 output. Without the buffer, the high impedance of the INA1x9-Q1 reacts with the input capacitance and sample-and-hold capacitance of the ADC, and does not allow the sampled value to reach the correct final value before the ADC is reset, and the next conversion starts. Adding the buffer amplifier significantly reduces the output impedance driving the sample-and-hold circuitry, and allows for higher conversion rates.

8.2.1.3 Application Curve

![Figure 11. Driving an ADC With and Without a Buffer](image-url)
8.2.2 Output Filter

Filter the output of the INA139-Q1 or INA169-Q1 devices.

![INA139-Q1, INA169-Q1 Diagram](image)

**Figure 12. Output Filter**

8.2.2.1 Design Requirements

For this design example, use the input parameters shown in Table 3.

<table>
<thead>
<tr>
<th>DESIGN PARAMETER</th>
<th>EXAMPLE VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage, V+</td>
<td>INA139-Q1: 0 V to 40 V</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1: 0 V to 60 V</td>
</tr>
<tr>
<td>Common-mode voltage, VCM</td>
<td>INA139-Q1: 0 V to 40 V</td>
</tr>
<tr>
<td></td>
<td>INA169-Q1: 0 V to 60 V</td>
</tr>
<tr>
<td>Full-scale shunt voltage, VSENSE</td>
<td>50 mV to 100 mV</td>
</tr>
<tr>
<td>Load resistor, RL</td>
<td>1 kΩ to 100 kΩ</td>
</tr>
</tbody>
</table>

8.2.2.2 Detailed Design Procedure

A low-pass filter can be formed at the output of the INA1x9-Q1 simply by placing a capacitor of the desired value in parallel with the load resistor. First, determine the value of the load resistor needed to achieve the desired gain by using Table 1. Next, determine the capacitor value that results in the desired cutoff frequency according to the equation shown in Figure 12. Figure 13 shows the frequency response with different RL values and a fixed filter capacitor.

8.2.2.3 Application Curve

![Gain vs Frequency](image)

**Figure 13. Gain vs Frequency**
8.2.3 Offsetting the Output Voltage

For many applications using only a single power supply, the output voltage may have to be level shifted away from ground when there is no load current flowing in the shunt resistor. Level shifting the output of the INA1x9-Q1 is easily accomplished by one of two simple methods shown in Figure 14. Method (a) on the left-hand side of Figure 14 illustrates a simple voltage divider method. This method is useful for applications that require the output of the INA1x9-Q1 to remain centered with respect to the power supply at a zero load current through the shunt resistor. Using this method, the gain is determined by the parallel combination of $R_1$ and $R_2$, while the output offset is determined by the voltage divider ratio of $R_1$ and $R_2$, as shown in Figure 14(a). For applications that require a fixed value of output offset independent of the power supply voltage, use current-source method (b), shown on the right-hand side of Figure 14. With this method, a REF200 constant current source is used to generate a constant output offset. Using his method, the gain is determined by $R_L$, and the offset is determined by the product of the value of the current source and $R_L$.

![Figure 14. Offsetting the Output Voltage](image_url)

8.2.4 Bipolar Current Measurement

Configure the INA1x9-Q1 as shown in Figure 15 for applications where bidirectional current measurement is required. Two INA1x9-Q1 devices are required; connect the inputs across the shunt resistor as shown in Figure 15. A comparator, such as the TLV3201, is used to detect the polarity of the load current. The magnitude of the load current is monitored across the resistor connected between ground and the connection labeled Output. In this example, the 20-kΩ resistor results in a gain of 20 V/V. The 10-kΩ resistors connected in series with the INA1x9-Q1 output current are used to develop a voltage across the comparator inputs. Two diodes are required to prevent current flow into the INA1x9-Q1 output because only one device at a time provides current to the Output connection of the circuit. The circuit functionality is illustrated in Figure 16.
Figure 15. Bipolar Current Measurement

8.2.4.1 Application Curve

Figure 16. Bipolar Current Measurement Results (Arbitrary Scale)
8.2.5 Bipolar Current Measurement Using Differential Input of the ADC

Use the INA1x9-Q1 with an ADC, such as the ADS7870, programmed for differential-mode operation; Figure 17 illustrates this configuration. In this configuration, the use of two INA138-Q1s or INA168-Q1s allows for bidirectional current measurement. Depending on the polarity of the current, one of the INA devices provides an output voltage, while the other INA device output is zero. In this way, the ADC reads the polarity of current directly, without the need for additional circuitry.

The ADC is programmed for differential input. Depending on the polarity of the current, one INA139-Q1 provides an output voltage whereas the output of the other is zero.

Figure 17. Bipolar Current Measurement Using Differential Input of the ADC
8.2.6 Multiplexed Measurement Using Logic Signal for Power

Measure multiple loads as shown in Figure 18. In this configuration, each INA1x9-Q1 device is powered by the digital I/O from the ADS7870. Multiplexing is achieved by switching on or off each desired I/O.

Digital I/O on the ADS7870 provides power to select the desired INA169-Q1. Diodes prevent output current of an on INA169-Q1 from flowing into an off INA169-Q1.

Figure 18. Multiplexed Measurement Using Logic Signal for Power
9 Power Supply Recommendations

The input circuitry of the INA1x9-Q1 can accurately measure beyond its power-supply voltage, V+. For example, the V+ power supply can be 5 V, whereas the load power-supply voltage goes up to 36 V with the INA138-Q1, or 60 V with the INA168-Q1. However, the output voltage range of the OUT pin is limited by the lesser of the two voltages (see the Output Voltage Range section). Place a 0.1-µF capacitor near the V+ pin on the INA1x9-Q1. Additional capacitance may be required for applications with noisy supply voltages.

10 Layout

10.1 Layout Guidelines

Figure 9 shows the basic connection of the INA1x9-Q1. Connect input pins V\textsubscript{IN+} and V\textsubscript{IN−} as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance. Output resistor R\textsubscript{L} is shown connected between the OUT pin and ground. Best accuracy is achieved with the output voltage measured directly across R\textsubscript{L}. Measuring directly across R\textsubscript{L} is especially important in high-current systems where load current could flow in the ground connections and affect measurement accuracy.

No power-supply bypass capacitors are required for stability of the INA1x9-Q1. However, applications with noisy or high-impedance power supplies may require decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

10.2 Layout Example

![Diagram of INA139-Q1, INA169-Q1 layout example](image)

**Figure 19. Typical Layout Example**
11 Device and Documentation Support

11.1 Related Documentation


11.2 Related Links

Table 4 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

<table>
<thead>
<tr>
<th>PARTS</th>
<th>PRODUCT FOLDER</th>
<th>SAMPLE &amp; BUY</th>
<th>TECHNICAL DOCUMENTS</th>
<th>TOOLS &amp; SOFTWARE</th>
<th>SUPPORT &amp; COMMUNITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA139-Q1</td>
<td>Click here</td>
<td>Click here</td>
<td>Click here</td>
<td>Click here</td>
<td>Click here</td>
</tr>
<tr>
<td>INA169-Q1</td>
<td>Click here</td>
<td>Click here</td>
<td>Click here</td>
<td>Click here</td>
<td>Click here</td>
</tr>
</tbody>
</table>

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E™ Online Community**  *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support**  *TI's Design Support*  Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

**SLYZ022 — TI Glossary.**

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA139QPWRQ1</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>INA139</td>
<td></td>
</tr>
<tr>
<td>INA169QPWRQ1</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 125</td>
<td>INA169</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead/Ball Finish** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF INA139-Q1, INA169-Q1:

Catalog: INA139, INA169

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
**TAPE AND REEL INFORMATION**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0  (mm)</th>
<th>B0  (mm)</th>
<th>K0  (mm)</th>
<th>P1  (mm)</th>
<th>W  (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA139QPWRQ1</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>7.0</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>INA169QPWRQ1</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>7.0</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*
TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA139QPWRQ1</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>INA169QPWRQ1</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated