


INA146 High-voltage, Programmable Gain Difference Amplifier

1 Features

- High common-mode voltage:
 - 40V at $V_S = 5V$
 - ±100V at $V_S = \pm 15V$
- Differential gain = 0.1V/V TO 100V/V:
 - Set with External Resistors
- Low guiescent current: 570µA
- Wide supply range:
 - Single Supply: 4.5V to 36V
 - Dual Supplies: ±2.25V to ±18V
- Low gain error: 0.025%
- High common-mode rejection: 80dB

2 Applications

- Battery cell formation & test equipment
- AC drive control module
- **HVAC** controller
- Professional audio amplifier (rack mount)
- Programmable DC power source
- Data acquisition (DAQ)



INA146 Simplified Block Diagram

3 Description

The INA146 is a precision difference amplifier that can be used to accurately attenuate high differential voltages and reject high common-mode voltages for compatibility with common signal processing voltage levels. High-voltage capability also affords inherent input protection. The input common-mode range extends beyond both supply rails, making the INA146 an excellent choice for both single and dual supply applications.

On-chip precision resistors are laser-trimmed to achieve accurate gain and high common-mode rejection. Excellent TCR tracking of these resistors provides continued high precision over temperature.

A 10:1 difference amplifier provides 0.1V/V gain when the output amplifier is used as a unity-gain buffer. In this configuration, input voltages up to ±100V can be measured. Gains greater than 0.1V/V can be set with an external resistor pair without affecting the common-mode input range.

The INA146 is available in the SO-8 surfacemount package specified for the extended industrial temperature range, -40°C to 85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE SIZE (2)	
INA146	SOIC (8)	-40°C to 85°C	4.90mm × 6.00mm	

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Table of Contents

1 Features1	6.1 Application Information13
2 Applications1	7 Device and Documentation Support19
3 Description1	7.1 Device Support
4 Pin Configuration and Functions3	7.2 Third-Party Products Disclaimer19
5 Specifications4	7.3 Documentation Support19
5.1 Absolute Maximum Ratings4	7.4 Receiving Notification of Documentation Updates19
5.2 ESD Ratings 4	7.5 Support Resources19
5.3 Recommended Operating Conditions4	
5.4 Thermal Information5	7.7 Electrostatic Discharge Caution19
5.5 Electrical Characteristics6	7.8 Glossary19
5.6 Amplifier A1, A2 Performance8	8 Revision History20
5.7 Typical Characteristics9	9 Mechanical, Packaging, and Orderable Information 22
6 Application and Implementation13	



4 Pin Configuration and Functions




Figure 4-1. INA146D Package, 8-Pin SOIC (Top View)

Table 4-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	ITPE(")	DESCRIPTION
Ref	1	I	Reference input. This pin must be driven by a low impedance source.
V _{IN-}	2	I	Negative (inverting) input
V _{IN+}	3	I	Positive (non-inverting) input
V _S -	4	-	Negative supply
R_{G}	5	I	Gain setting input. Place a resistor network between pin 1 and pin 5.
Vo	6	0	Output of amplifier A2
V _{S+}	7	-	Positive supply
V _{O1}	8	0	Output of amplifier A1

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

5 Specifications

Note

TI has qualified multiple fabrication flows for this device. Differences in performance are labeled by chip site origin (CSO). For system robustness, designing for all flows is highly recommended. For more information, please see Section 7.1.1.

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V	Supply voltage	Dual supply, $V_S = (V_{S+}) - (V_{S-})$		±18	V
Vs	Supply voltage	Single supply, $V_S = (V_{S+}) - 0 \text{ V}$		36	v
V _{IN+} , V _{IN-}	Signal input voltage			±100	V
	Signal input current			±1	mA
	Output short-circuit ⁽²⁾		Continuous	3	
T _A	Operating temperature		– 55	125	°C
T _{stg}	Storage temperature		-55	125	°C
TJ	Junction temperature			150	°C
	Lead temperature (solde	ering, 10s)		240	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V Supply voltage		Single-supply	4.5	30	36	W
Vs	Supply voltage	Dual-supply	±2.25	±15	±18	V
T _A	Specified temperature		-40		85	°C

Product Folder Links: INA146

⁽²⁾ Short-circuit to V_S / 2.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

	INA146	
THERMAL METRIC(1)	SO-8	UNIT
	8 PINS	
Junction-to-ambient thermal resistance	110.3	°C/W
Junction-to-case (top) thermal resistance	43.6	°C/W
Junction-to-board thermal resistance	55.5	°C/W
Junction-to-top characterization parameter	6.2	°C/W
Junction-to-board characterization parameter	54.3	°C/W
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	THERMAL METRIC ⁽¹⁾ SO-8 8 PINS Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter 6.2

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



5.5 Electrical Characteristics

at T_A = 25°C, V_S = ±2.25V to ±18V or 5V single supply, R_L = 10k Ω , V_{REF} = V_S / 2, V_{CM} = V_S / 2, and G = 0.1, all chips site origins (CSO), unless otherwise noted

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
		RTI, V _S = ±15V, V _C	- _M = 0V		±1	±5	
Vos	Offset voltage, V _O	RTI, V _S = 5V, V _{CM} = 0V			±3	±10	mV
• 05	Offset voltage, V _{O1}	RTI	••		±1		*
	Offset voltage drift	RTI, $T_A = -40^{\circ}C$ to			±10		μV/°C
PSRR	Power-supply rejection ratio	RTI, $V_S = \pm 1.35V \text{ t}$			±100	±600	μV/V
TOINIX	Tower-supply rejection ratio	$V_S = \pm 15V, V_{IN} = 0$			1100	100	μν/ν
V_{CM}	Common-mode voltage (1)					19	V
OMPR	$ \begin{array}{c} V_{S} = 5 \text{V, } V_{\text{IN}} = 0 \text{V} \\ \\ \text{Common-mode voltage} \end{array} $ $ \begin{array}{c} \text{RTI, } V_{\text{CM}} = [11(V_{S-}) - 10^* V_{\text{REF}}] \text{ to } [11^*(V_{S+} - 1) - 10^* V_{\text{REF}}], } \\ \text{RS} = 0 \Omega \end{array} $			-25 70	80	19	
CMRR	rejection	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		64	74		dB
		Non-inverting input		04	110		
	Differential input impedance	<u> </u>	<u> </u>		91.7		kΩ
	Common-mode input impedance	Inverting input			55		kΩ
BIAS CI	JRRENT						
I _B	Bias Current	V _{CM} = V _S / 2			±50		nA
I _{OS}	Offset Current	VCM - VS / Z			±5		nA
NOISE	Oliset Guirent						IIA .
NOISE		DTI f = 0.41 = to	1011-		10		\/
e _N	Voltage noise		TI, f _B = 0.1Hz to 10Hz		12		μV _{PP}
		RTI, f = 1kHz			550		nV/√Hz
GAIN				T			
	Gain			0.1		100	V/V
GE	Gain error	$V_0 = (V_{S-}) + 0.15V$ to $(V_{S+}) - 1V$, $R_L = 100k\Omega$, $G = 1$			±0.025	±0.1	%
		$V_{O} = (V_{S-}) + 0.3V_{T}$	to $(V_{S+}) - 1.25V$, $R_L = 10k\Omega$, $G =$		±0.025	±0.1	
	Gain error drift ⁽²⁾	$T_A = -40$ °C to	$V_O = (V_{S-}) + 0.25V \text{ to } (V_{S+}) - 1V, R_L = 100k\Omega, G = 1$		±1	±10	ppm/°C
		85°C	$V_{O} = (V_{S-}) + 0.5V \text{ to } (V_{S+}) - 1.25V, R_{L} = 10k\Omega, G = 1$		±1	±10	
	Gain nonlinearity	$V_{O} = (V_{S-}) + 0.3V$	to (V _{S+}) – 1.25V, G = 1		±0.001	±0.01	% of FSR
OUTPU	Τ						
		R _L = 100kΩ, G = 1		(V _{S-}) + 0.15		(V _{S+}) – 1	
	Output voltage	1.[1001.12, 0 1	T _A = -40°C to 85°C	(V _{S-}) + 0.25		(V _{S+}) – 1	V
		$R_L = 10k\Omega, G = 1$		$(V_{S-}) + 0.3$		$(V_{S+}) - 1.25$	
			T _A = -40°C to 85°C	(V _{S-}) + 0.5		(V _{S+}) – 1.25	
C _L	Load capacitance	Stable operation			1		nF
I _{SC}	Short-circuit current	Continuous to V _S /	CSO: SHE CSO: TID		±15 ±27		mA
FREQUI	LNCY RESPONSE	1					
		G = 0.1			550		
BW	Bandwidth, –3dB	G = 0.1 G = 1			50		kHz
		CSO: SHE			0.45		
SR	Slew rate	CSO: TID			0.43		V/µs
			V _O = 10V-step				
ts	Settling time	To 0.1%			40		μs
		To 0.01%	V _O = 10V-step		80		

Submit Document Feedback

at T_A = 25°C, V_S = ±2.25V to ±18V or 5V single supply, R_L = 10k Ω , V_{REF} = V_S / 2, V_{CM} = V_S / 2, and G = 0.1, all chips site origins (CSO), unless otherwise noted

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Overload recovery 50% input	50% input	CSO: SHE		40		ue
	Overload recovery	overload	CSO: TID		2		μs
POWER	POWER SUPPLY						
		\/ = 0\/	CSO: SHE		±570	±700	μA
IQ	Quiescent current	V _{IN} = 0V	CSO: TID		±250	±700	μA
		$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$				±750	μA

Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

Specified by wafer test.



5.6 Amplifier A1, A2 Performance

at T_A = 25°C, R_L = 10k Ω , V_{REF} = 0V, V_{CM} = V_S / 2, and G = 0.1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
INPUT					
Vos	Offset voltage, V _O	RTI, $V_S = \pm 15V$, $V_{CM} = V_O = 0V$	±0.5		mV
	Offset voltage drift	RTI, T _A = -40°C to 85°C	±1		μV/°C
V _{CM}	Common-mode voltage (1)	$V_{IN} = V_O = 0V$	V _{S-} to (V _{S+}) -1		V
CMRR	Common-mode voltage rejection	V _{CM} = V _{S-} to (V _{S+}) -1	90		dB
GAIN					
A _{OL}	Open Loop Gain		110		dB
BIAS CI	URRENT				
I _B	Bias Current		±50		nA
los	Offset Current		±5		nA
OUTPU	Т				
	Resistor at V _{O1}	Initial	10		kΩ
	Error at V _{O1}		±1		%
	Error drift at V _{O1}		±100		ppm/°C

⁽¹⁾ Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

5.7 Typical Characteristics

at T_A = 25°C, V_S = ±15V, G = 0.1, R_L = 10k Ω connected to ground, V_{REF} = V_S / 2, all chips site origins (CSO), unless otherwise noted





Figure 5-5. Common-mode Rejection vs Frequency









Figure 5-7. Power Supply Rejection vs Frequency

Figure 5-8. Power Supply Rejection vs Frequency







Figure 5-9. Input Voltage Noise Density

Figure 5-10. 0.1Hz to 10Hz Voltage Noise (Rti)






Figure 5-11. Quiescent Current and Short-circuit Current vs Temperature

Figure 5-12. Quiescent Current vs Temperature

Submit Document Feedback




Figure 5-13. Slew Rate vs Temperature




Figure 5-15. Gain and Phase vs Frequency Op Amp A1 and A2




Figure 5-17. Maximum Output Voltage Swing vs Output Current




Figure 5-14. Slew Rate vs Temperature




Figure 5-16. Settling Time vs Load Capacitance





Figure 5-18. Output Voltage Swing vs Output Current (Sourcing)







6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The INA146 is a programmable gain difference amplifier consisting of a gain of 0.1 difference amplifier and a programmable-gain output buffer stage. Basic circuit connections are shown in Figure 6-1. Power supply bypass capacitors must be connected close to pins 4 and 7, as shown. The amplifier is programmable in the range of G = 0.1 to G = 50 with two external resistors.

The output of A1 is connected to the noninverting input of A2 through a $10k\Omega$ resistor which is trimmed to $\pm 1\%$ absolute accuracy. The A2 input is available for applications such as a filter or a precision current source. See application figures for examples.

6.1.1 Operating Voltage

The INA146 is fully specified for supply voltages from ±2.25 V to ±18 V with key parameters specified over the temperature range –40°C to 85°C. The INA146 can be operated with single or dual supplies with excellent performance. Parameters that vary significantly with operating voltage, load conditions or temperature are shown in the typical performance curves.

6.1.2 Setting the Gain

The gain of the INA146 is set by using two external resistors, R_{G1} and R_{G2}, according to the equation:

$$G = 0.1 \times (1 + R_{G2}/R_{G1})$$

For a total gain of 0.1, A2 is connected as a buffer amplifier with no R_{G1} . A feedback resistor, $R_{G2} = 10k\Omega$, must be used in the buffer connection. This provides bias current cancellation (in combination with internal R_5) to provide the specified offset voltage performance. Commonly used values are shown in the table of Figure 6-1. Resistor values for other gains must be chosen to provide a $10k\Omega$ parallel resistance.

6.1.3 Common-mode Range

The 10:1 input resistor ratio of the INA146 provides an input common-mode range that can extend well beyond the power supply rails. Exact range depends on the power supply voltage and the voltage applied to the Ref terminal (pin 1). For proper operation, the voltage at the non-inverting input of A1 (an internal node) must be within the linear operating range. The voltage is determined by the simple 10:1 voltage divider between pin 3 and pin 1. This voltage must be between V_{S-} and V_{S+} – 1V.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-1. Basic Circuit Connections

Standard 1% Resistors Total Gain (V/V) A2 Gain (V/V) $R_{G2}(\Omega)$ $R_B(\Omega)$ $R_{G1}(\Omega)$ 0.1 1 (None) 10k 2 20k 0.2 20k 5 0.5 12.4k 49.9k _ 1 10 11.0k 100k 2 20 10.5k 200k 5 50 10.2k 499k 10 100 10.2k 1M 20 200 499 100k 9.53k 500 100 50 49.9k 10k 100 1000 100 100k 10k

Table 6-1. Basic Circuit External Resistor Values

6.1.4 Offset Trim

The INA146 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 6-2 shows an optional circuit for trimming the offset voltage. A voltage applied to the Ref terminal is summed with the output signal. This feature can be used to null offset voltage. To maintain good common-mode rejection, the source impedance of a signal applied to the Ref terminal must be less than 10Ω and a resistor added to the positive input terminal must be 10 times that, or 100Ω . Alternatively, the trim voltage can be buffered with an operational amplifier such as the OPA277.

6.1.5 Input Impedance

The input impedance of the INA146 is determined by the input resistor network and is approximately $100k\Omega$. The source impedance at the two input terminals must be nearly equal to maintain good common-mode rejection. A 12Ω mismatch in impedance between the two inputs causes the typical common-mode rejection to be degraded to approximately 72dB. Figure 6-7 shows a common application measuring power supply current through a

Submit Document Feedback

shunt resistor. The source impedance of the shunt resistor, R_S , is balanced by an equal compensation resistor, R_C .

Source impedances greater than 800Ω are not recommended, even if the source impedances are perfectly matched. Internal resistors are laser trimmed for accurate ratios, not to absolute values. Adding equal resistors greater than 800Ω can cause a mismatch in the total resistor ratios, degrading CMR.




Figure 6-2. Optional Offset Trim Circuit




Figure 6-3. Measuring Voltages Greater Than Supply Voltage

Table 6-2. Measuring Voltage Greater Than Supply Voltage Values

V _{S+}	Max V _{IN}
+5V	40V
+7V	60V
+10V	95V
≥11V	100V

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-4. Noise Filtering




Figure 6-5. Output Clamp

Submit Document Feedback






Figure 6-6. Precision Clamp

For sense resistors (R_S) greater than $10\Omega,$ use series compensation resistor (R_C) for good common-mode rejection. Sense resistors greater than 500Ω are not recommended.




Figure 6-7. Current Monitor, G = 1






Figure 6-8. Comparator Output With Optional Hysteresis Application to Sense Lamp Burn-Out




Figure 6-9. AC Coupling (DC Restoration)




Figure 6-10. Precision Current Source

Submit Document Feedback

7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Device Support

7.1.1 Device Nomenclature

Part Number	Definition
INA146UA, INA146UA/2K5	The die is manufactured in CSO: SHE or CSO: TID.

7.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

7.3 Documentation Support

7.3.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers, application note
- Texas Instruments, High-Voltage Signal Conditioning for Low Voltage ADCs, application note
- Texas Instruments, Analog Engineer's Calculator, application

7.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.5 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision A (October 2023) to Revision B (December 2025)	Page
•	Added description of device flow information in Specifications	4
•	Merged Electrical Characteristics V_S = ±2.25V to ±18V and Electrical Characteristics V_S = 5V Single Su	ipply
	into Electrical Characteristics	6
•	Changed typical test condition $V_{REF} = 0V$ to $V_{REF} = V_S / 2$ Added all chips site origins (CSO) condition to	o the
	typical test conditions in the Electrical Characteristics	6
•	Change test condition V _{CM} formula to include V _{REF}	6
•	Added different fabrication process specifications for Short-Circuit Current in the Electrical Characteristic	ics <mark>6</mark>
•	Added different fabrication process specifications for Slew Rate in the Electrical Characteristics	6
•	Added different fabrication process specifications for Overload Recovery in the Electrical Characteristic	s <mark>6</mark>
•	Added different fabrication process specifications for Quiescent Current in the Electrical Characteristics	;6
•	Added all chips site origins (CSO) condition to the typical test conditions in the Typical Characteristics	9
•	Added CSO: SHE information to Common-mode Rejection vs Frequency, Power Supply Rejection vs	
	Frequency, Quiescent Current vs Temperature and Maximum Output Voltage Swing vs Output Current	
	curves in the <i>Typical Characteristics</i>	9
•	Added Slew Rate vs Temperature and Large-signal Step Response (G = 1, R_L = 10k Ω , C_L = 200pF curv	ves for
	CSO: SHE flow in the <i>Typical Characteristics</i>	9
•	Added CSO: TID information to Slew Rate vs Temperature and Large-signal Step Response ($G = 1$, R_L	=
	10kΩ, C_L = 200pF curves in the Typical Characteristics	9
•	Added Common-mode Rejection vs Frequency, Power Supply Rejection vs Frequency, Output Voltage	
	vs Output Current (Sourcing), and Output Voltage Swing vs Output Current (Sinking) curves for CSO: T	ID in
	the Typical Characteristics	9
•	Added Part Number flow information table to the Device Nomenclature	19

www.ti.com

С	hanges from Revision * (September 1999) to Revision A (October 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed pin 7 from V+ to V _{S+} and pin 4 from V- to V _{S-}	3
•	Added VREF = 0 V, VCM = VS / 2 "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and	
	Typical Characteristics for clarity	6
•	Changed from Offset Voltage vs Power Supply to Power-supply rejection ratio for more clarity	
•	Change test condition V _{CM} formula for more clarity	6
•	Added test condition "TA = -40°C to 85°C" for "Gain error vs temperature" in Electrical Characteristics a	and
	renamed to "Gain drift" for clarity	6
•	Added test condition "T _A = -40°C to 85°C" for Output over Temperature in Electrical Characteristics	6
•	Added test condition "Continuous to VS / 2" short-circuit current specification in Electrical Characteristic	cs
	for clarity	6
•	Deleted redundant voltage range, operating temperature range, and specification temperature range	
	specifications from Electrical Characteristics	6
•	Added V _{REF} = 0 V, V _{CM} = V _S / 2 to "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and	
	Typical Characteristics for clarity	<mark>8</mark>



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 10-Dec-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
INA146UA	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 85	INA 146UA
INA146UA/2K5	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 146UA
INA146UA/2K5.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 146UA
INA146UAE4	NRND	Production	SOIC (D) 8	75 TUBE	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.




PACKAGE OPTION ADDENDUM


www.ti.com 10-Dec-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Dec-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA146UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Dec-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	INA146UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025