**features**

- **Low Quiescent Current:** 40µA/channel
- **Shut Down:** < 1µA
- **High Gain Accuracy:** G = 5, 0.02%, 2ppm/°C
- **Gain Set with External Resistors**
- **Low Offset Voltage:** ±200µV
- **High CMRR:** 94dB
- **Low Bias Current:** 10pA
- **Bandwidth:** 500kHz, G = 5V/V
- **Rail-to-Rail Output Swing:** (V+) – 0.02V
- **Wide Temperature Range:** –55°C to +125°C
- **Single Version in MSOP-8 Package and Dual Version in TSSOP-14 Package**

**Applications**

- **Industrial Sensor Amplifiers:**
  - Bridge, RTD, Thermistor, Position
- **Physiological Amplifiers:**
  - ECG, EEG, EMG
- **A/D Converter Signal Conditioning**
- **Differential Line Receivers with Gain**
- **Field Utility Meters**
- **PCMCIA Cards**
- **Communication Systems**
- **Test Equipment**
- **Automotive Instrumentation**

**Description**

The INA321 family is a series of rail-to-rail output, micropower CMOS instrumentation amplifiers that offer wide-range, single-supply, as well as bipolar-supply operation. The INA321 family provides low-cost, low-noise amplification of differential signals with micropower current consumption of 40µA. When shutdown, the INA321 has a quiescent current of less than 1µA. Returning to normal operations within microseconds, the shutdown feature makes the INA321 optimal for low-power battery or multiplexing applications.

Configured internally for 5V/V gain, the INA321 offers exceptional flexibility with user-programmable external gain resistors. The INA321 reduces common-mode error over frequency and with CMRR remaining high up to 3kHz, line noise and line harmonics are rejected.

The low-power design does not compromise on bandwidth or slew rate, making the INA321 ideal for driving sample Analog-to-Digital (A/D) converters as well as general-purpose applications. With high precision, low cost, and small packaging, the INA321 outperforms discrete designs, while offering reliability and performance.

---

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.
ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage, V+ to V− ............................. 7.5V
Signal Input Terminals Voltage(2) .... (V−) − (0.5V) to (V+) + (0.5V)
Current(2) .................................. 10mA
Output Short-Circuit(3) ......................... Continuous
Operating Temperature .......................... −65°C to +150°C
Storage Temperature .......................... −65°C to +150°C
Junction Temperature .......................... +150°C

(1) Stresses above these ratings may cause permanent damage. Expose to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION (1)

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE-LEAD</th>
<th>PACKAGE DESIGNATOR</th>
<th>SPECIFIED TEMPERATURE RANGE</th>
<th>PACKAGE MARKING</th>
<th>ORDERING NUMBER</th>
<th>TRANSPORT MEDIA, QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>SINGLE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INA321E</td>
<td>MSOP-8</td>
<td>DGK</td>
<td>−55°C to +125°C</td>
<td>C21</td>
<td>INA321E/250</td>
<td>Tape and Reel, 250</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>INA321E/2K5</td>
<td>Tape and Reel, 2500</td>
</tr>
<tr>
<td>INA321EA</td>
<td>MSOP-8</td>
<td>DGK</td>
<td>−55°C to +125°C</td>
<td>C21</td>
<td>INA321EA/250</td>
<td>Tape and Reel, 250</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>INA321EA/2K5</td>
<td>Tape and Reel, 2500</td>
</tr>
<tr>
<td>DUAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INA2321EA</td>
<td>TSSOP-14</td>
<td>PW</td>
<td>−55°C to +125°C</td>
<td>INA2321EA</td>
<td>INA2321EA/250</td>
<td>Tape and Reel, 250</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>INA2321EA/2K5</td>
<td>Tape and Reel, 2500</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

PIN CONFIGURATIONS

Top View

![Diagram of INA321 and INA2321 pin configurations]
ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$ to $+5.5V$

**BOLDFACE limits apply over the specified temperature range, $T_A = -55°C$ to $+125°C$.**

At $T_A = +25°C$, $R_L = 25k\Omega$, $G = 25$, and $I_A$ common $= V_S/2$, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>INA321E</th>
<th>INA2321EA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Offset Voltage, $R_TI$</td>
<td>$V_S = +5V$</td>
<td>±0.2</td>
<td>±0.5</td>
</tr>
<tr>
<td>Over Temperature $V_{OS}$</td>
<td>$V_S = +5V$</td>
<td>±0.2</td>
<td>±0.5</td>
</tr>
<tr>
<td>Over Temperature $dV_{OS}/dT$ vs Temperature</td>
<td>$V_S = +2.7V$ to $+5.5V$</td>
<td>±7</td>
<td>+</td>
</tr>
<tr>
<td>Over Temperature PSRR vs Power Supply</td>
<td>$V_S = +2.7V$ to $+5.5V$</td>
<td>±50</td>
<td>±200</td>
</tr>
<tr>
<td>Long-Term Stability Input Impedance</td>
<td></td>
<td>±0.4</td>
<td>+</td>
</tr>
<tr>
<td>Input Common-Mode Range $V_S = 2.7V$</td>
<td>0.35</td>
<td>1.5</td>
<td>+</td>
</tr>
<tr>
<td>Input Common-Mode Range $V_S = 5V$</td>
<td>0.55</td>
<td>3.8</td>
<td>+</td>
</tr>
<tr>
<td>Common-Mode Rejection CMRR</td>
<td>$V_S = 5V$, $V_{CM} = 0.55V$ to $3.3V$</td>
<td>90</td>
<td>94</td>
</tr>
<tr>
<td>Over Temperature</td>
<td>$V_S = 5V$, $V_{CM} = 0.55V$ to $3.3V$</td>
<td>77</td>
<td>94</td>
</tr>
<tr>
<td>Crosstalk, Dual</td>
<td></td>
<td>110</td>
<td>+</td>
</tr>
</tbody>
</table>

**INPUT BIAS CURRENT**

| Bias Current $I_B$ | ±0.5 | ±10 | | + | + | pA |
| Offset Current $I_O$ | ±0.5 | ±10 | | + | + | pA |

**NOISE, RTI**

| Voltage Noise: $f = 10Hz$ | 500 | + | nV/√Hz |
| Voltage Noise: $f = 100Hz$ | 190 | + | nV/√Hz |
| Voltage Noise: $f = 1kHz$ | 100 | + | nV/√Hz |
| Voltage Noise: $f = 0.1Hz$ to $10Hz$ | 20 | + | µVpp |
| Current Noise: $f = 1kHz$ | 3 | + | IA/√Hz |

**GAIN**

| Gain Equation, Externally Set | $G > 5$ | $G = 5 + 5 (R_2/R_1)$ | + | |
| Range of Gain | 5 | 1000 | + | + | V/V |
| Gain Error vs Temperature $G = 5$ | ±0.02 | ±0.1 | + | + | % |
| Nonlinearity Over Temperature $G = 25, V_S = 5V, V_O = 0.05$ to $4.95$ | ±0.001 | ±0.010 | + | + | % of FS |
| Over Temperature | ±0.002 | ±0.015 | + | + | % of FS |

**OUTPUT**

| Output Voltage Swing from Rail | $G \geq 10$ | 50 | 25 | + | + | mV |
| Capacitance Load Drive | 50 | + | mV |
| Short-Circuit Current $+I_{SC}$ | See Typical Characteristic(3) | + | pF |
| Short-Circuit Current $-I_{SC}$ | 8 | 16 | + | mA |

**NOTE:**

1. Specification is same as INA321E.
2. Does not include errors from external gain setting resistors.
3. Output voltage swings are measured between the output and power-supply rails.
4. See typical characteristic Percent Overshoot vs Load Capacitance.
5. See typical characteristic Shutdown Voltage vs Supply Voltage.
6. Output does not swing to positive rail if gain is less than 10.
ELECTRICAL CHARACTERISTICS: $V_S = +2.7\text{V} \text{ to } +5.5\text{V}$ (continued)

**BOLDFACE** limits apply over the specified temperature range, $T_A = -55\text{°C} \text{ to } +125\text{°C}$.

At $T_A = +25\text{°C}$, $R_L = 25\text{k}\Omega$, $G = 25$, and $I_A \text{ common} = V_S/2$, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>INA321E</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>FREQUENCY RESPONSE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth, −3dB</td>
<td>$BW \ G = 5$</td>
<td>500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kHz</td>
</tr>
<tr>
<td>Slew Rate</td>
<td>$SR \ V_S = 5\text{V} \ G = 25$</td>
<td>0.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V/\mu s</td>
</tr>
<tr>
<td>Settling Time, 0.1%</td>
<td>$TS \ G = 5, \ C_L = 50\mu\text{F}, \ V_O = 2\text{V step}$</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>\mu s</td>
</tr>
<tr>
<td>0.01%</td>
<td></td>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>\mu s</td>
</tr>
<tr>
<td>Overload Recovery</td>
<td>50% Input Overload $G = 25$</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>\mu s</td>
</tr>
<tr>
<td>POWER SUPPLY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Voltage Range</td>
<td></td>
<td>$+2.7$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Operating Voltage Range</td>
<td></td>
<td>$+2.5 \text{ to } +5.5$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>$I_Q \ per \ Channel, \ V_{SD} &gt; 2.5$(^{(4)})</td>
<td>40</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>\mu A</td>
</tr>
<tr>
<td>Over Temperature</td>
<td>$I_{SD} \ per \ Channel, \ V_{SD} &gt; 0.8$(^{(4)})</td>
<td>0.01</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>\mu A</td>
</tr>
<tr>
<td>TEMPERATURE RANGE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Range</td>
<td></td>
<td>$-55$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Operating/Storage Range</td>
<td></td>
<td>$-65$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Thermal Resistance</td>
<td>$\theta_J/A \ MSOP-8, \ TSSOP-14$</td>
<td>150</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
</tbody>
</table>

NOTE: * Specification is same as INA321E.
(1) Does not include errors from external gain setting resistors.
(2) Output voltage swings are measured between the output and power-supply rails.
(3) See typical characteristic Percent Overshoot vs Load Capacitance.
(4) See typical characteristic Shutdown Voltage vs Supply Voltage.
(5) Output does not swing to positive rail if gain is less than 10.
TYPICAL CHARACTERISTICS

At $T_A = +25^\circ C$, $V_S = 5V$, $V_{CM} = 1/2V_S$, $R_L = 25k\Omega$, and $C_L = 50pF$, unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ C$, $V_S = 5V$, $V_{CM} = 1/2V_S$, $R_L = 25k\Omega$, and $C_L = 50pF$, unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

At \( T_A = +25^\circ C, V_S = 5V, V_{CM} = 1/2V_S, R_L = 25k\Omega \), and \( C_L = 50pF \), unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ C$, $V_S = 5V$, $V_{CM} = 1/2V_S$, $R_L = 25k\Omega$, and $C_L = 50pF$, unless otherwise noted.

**SETTLING TIME vs GAIN**

<table>
<thead>
<tr>
<th>Gain (V/V)</th>
<th>Settling Time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>100</td>
</tr>
<tr>
<td>10</td>
<td>90</td>
</tr>
<tr>
<td>100</td>
<td>80</td>
</tr>
<tr>
<td>1000</td>
<td>70</td>
</tr>
</tbody>
</table>

**PERCENT OVERSHOOT vs LOAD CAPACITANCE**

<table>
<thead>
<tr>
<th>Load Capacitance (pF)</th>
<th>Overshoot (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>60</td>
</tr>
<tr>
<td>100</td>
<td>50</td>
</tr>
<tr>
<td>1k</td>
<td>40</td>
</tr>
<tr>
<td>10k</td>
<td>30</td>
</tr>
</tbody>
</table>

**SHUTDOWN VOLTAGE vs SUPPLY VOLTAGE**

- Normal Operation Mode
- Shutdown Mode
- Part Draws Below 1µA Quiescent Current

**OFFSET VOLTAGE PRODUCTION DISTRIBUTION**

<table>
<thead>
<tr>
<th>Offset Voltage (mV)</th>
<th>Percentage of Amplifiers (%)</th>
</tr>
</thead>
</table>

**OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION**

<table>
<thead>
<tr>
<th>Offset Voltage Drift (µV/°C)</th>
<th>Percentage of Amplifiers (%)</th>
</tr>
</thead>
</table>
TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ C$, $V_S = 5V$, $V_{CM} = 1/2V_S$, $R_L = 25k\Omega$, and $C_L = 50pF$, unless otherwise noted.

SLEW RATE vs TEMPERATURE

INPUT BIAS CURRENT vs TEMPERATURE

CROSSTALK vs FREQUENCY

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT
APPLICATIONS INFORMATION

The INA321 is a modified version of the classic two op amp instrumentation amplifier, with an additional gain amplifier.

Figure 1 shows the basic connections for the operation of the INA321 and INA2321. The power supply should be capacitively decoupled with 0.1\(\mu\)F capacitors as close to the INA321 as possible for noisy or high-impedance applications.

The output is referred to the reference terminal, which must be at least 1.2V below the positive supply rail.

OPERATING VOLTAGE

The INA321 family is fully specified over a supply range of +2.7V to +5.5V, with key parameters assured over the temperature range of −55°C to +125°C. Parameters that vary significantly with operating conditions, such as load conditions or temperature, are shown in the Typical Characteristics.

The INA321 may be operated on a single supply. Figure 2 shows a bridge amplifier circuit operated from a single +5V supply. The bridge provides a small differential voltage riding on an input common-mode voltage.

**Figure 1. Basic Connections**

**Figure 2. Bridge Amplifier of the INA321**
SETTING THE GAIN

The ratio of $R_2$ to $R_1$, or the impedance between pins 1, 5, and 6, determines the gain of the INA321. With an internally set gain of 5, the INA321 can be programmed for gains greater than 5 according to the following equation:

$$G = 5 + 5 \left( \frac{R_2}{R_1} \right)$$

The INA321 is designed to provide accurate gain, with gain error assured to be less than 0.1%. Setting gain with matching TC resistors will minimize gain drift. Errors from external resistors will add directly to the gain error, and may become dominant error sources.

INPUT COMMON-MODE RANGE

The upper limit of the common-mode input range is set by the common-mode input range of the second amplifier, A2, to 1.2V below positive supply. Under most conditions, the amplifier operates beyond this point with reduced performance. The lower limit of the input range is bounded by the output swing of amplifier A1, and is a function of the reference voltage according to the following equation:

$$V_{O(A1)} = \frac{5}{4} V_{CM} - \frac{1}{4} V_{REF}$$

(See Typical Characteristics for Input Common-Mode Range vs Reference Voltage).

REFERENCE

The reference terminal defines the zero output voltage level. In setting the reference voltage, the common-mode input of A3 should be considered according to the following equation:

$$V_{O(A2)} = V_{REF} + 5 \left( V_{IN^+} - V_{IN^-} \right)$$

For optimal operation, $V_{O(A2)}$ should be less than $V_{DD} - 1.2V$.

The reference pin requires a low-impedance connection. As little as $160\Omega$ in series with the reference pin will degrade the CMRR to 80dB. The reference pin may be used to compensate for the offset voltage (see Offset Trimming section). The reference voltage level also influences the common-mode input range (see Common-Mode Input Range section).

INPUT BIAS CURRENT RETURN

With a high input impedance of $10^{13}\Omega$, the INA321 is ideal for use with high-impedance sources. The input bias current of less than 10pA makes the INA321 nearly independent of input impedance and ideal for low-power applications.

For proper operation, a path must be provided for input bias currents for both inputs. Without input bias current paths, the inputs will float to a potential that exceeds common-mode range and the input amplifier will saturate.

Figure 3 shows how bias current path can be provided in the cases of microphone applications, thermistor applications, ground returns, and dc-coupled resistive bridge applications.

Figure 3. Providing an Input Common-Mode Path

When differential source impedance is low, the bias current return path can be connected to one input. With higher source impedance, two equal resistors will provide a balanced input. The advantages are lower input offset voltage due to bias current flowing through the source impedance and better high-frequency gain.
OUTPUT BUFFERING

The INA321 is optimized for a load impedance of 10kΩ or greater. For higher output current the INA321 can be buffered using the OPA340, as shown in Figure 4. The OPA340 can swing within 50mV of the supply rail, driving a 600Ω load. The OPA340 is available in the tiny MSOP-8 package.

![Output Buffering Circuit](image)

Figure 4. Output Buffering Circuit. Able to drive loads as low as 600Ω.

SHUTDOWN MODE

The shutdown pin of the INA321 is nominally connected to V+. When the pin is pulled below 0.8V on a 5V supply, the INA321 goes into sleep mode within nanoseconds. For actual shutdown threshold, see the Typical Characteristic curve, Shutdown Voltage vs Supply Voltage. Drawing less than 1µA of current, and returning from sleep mode in microseconds, the shutdown feature is useful for portable applications. Once in sleep-mode, the amplifier has high output impedance, making the INA321 suitable for multiplexing.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output for gains of 10 or greater. For resistive loads greater than 25kΩ, the output voltage can swing to within a few millivolts of the supply rail while maintaining low gain error. For heavier loads and over temperature, see the Typical Characteristic curve, Output Voltage Swing vs Output Current. The INA321’s low output impedance at high frequencies makes it suitable for directly driving Capacitive Digital-to-Analog (CDAC) input A/D converters, as shown in Figure 5.

OFFSET TRIMMING

The INA321 is laser-trimmed for low offset voltage. In the event that external offset adjustment is required, the offset can be adjusted by applying a correction voltage to the reference terminal. Figure 6 shows an optional circuit for trimming offset voltage. The voltage applied to the REF terminal is added to the output signal. The gain from REF to V_OUT is +1. An op-amp buffer is used to provide low impedance at the REF terminal to preserve good common-mode rejection.

![Offset Trimming Voltage](image)

Figure 6. Optional Offset Trimming Voltage
INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than 500mV. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current through the input pins is limited to 10mA. This is easily accomplished with input resistor R_LIM, as shown in Figure 7. Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not required.

OFFSET VOLTAGE ERROR CALCULATION

The offset voltage (V_{OS}) of the INA321E is specified at a maximum of 500\mu V with a +5V power supply and the common-mode voltage at V_S/2. Additional specifications for power-supply rejection and common-mode rejection are provided to allow the user to easily calculate worst-case expected offset under the conditions of a given application.

Power-Supply Rejection Ratio (PSRR) is specified in \mu V/V. For the INA321, worst-case PSRR is 200\mu V/V, which means for each volt of change in power supply, the offset may shift up to 200\mu V. Common-Mode Rejection Ratio (CMRR) is specified in dB, which can be converted to \mu V/V using the following equation:

\[
\text{CMRR (in } \mu \text{V/V)} = 10^{((\text{CMRR in dB})/—20) \cdot 10^6}
\]

For the INA321, the worst-case CMRR over the specified common-mode range is 90dB (at G = 25) or about 30\mu V/V. This means that for every volt of change in common-mode, the offset will shift less than 30\mu V.

These numbers can be used to calculate excursions from the specified offset voltage under different application conditions. For example, an application might configure the amplifier with a 3.3V supply with 1V common-mode. This configuration varies from the specified configuration, representing a 1.7V variation in power supply (5V in the offset specification versus 3.3V in the application) and a 0.65V variation in common-mode voltage from the specified V_S/2.

Calculation of the worst-case expected offset would be as follows:

\[
\text{Adjusted } V_{OS} = \text{Maximum specified } V_{OS} + \left(\text{power-supply variation}\right) \cdot \text{PSRR} + \left(\text{common-mode variation}\right) \cdot \text{CMRR}
\]

\[
V_{OS} = 0.5\text{mV} + (1.7\text{V} \cdot 200\mu\text{V}) + (0.65\text{V} \cdot 30\mu\text{V})
\]

\[
= \pm 0.860\text{mV}
\]

However, the typical value will be smaller, as seen in the Typical Characteristics.

FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_F, as shown in Figure 8. This capacitor compensates for the zero created by the feedback network impedance and the INA321’s RG-pin input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. Also, R_X and C_L can be added to reduce high-frequency noise.

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

\[
R_{IN} \cdot C_{IN} = R_F \cdot C_F
\]

where C_{IN} is equal to the INA321 input capacitance (approximately 3pF) plus any parasitic layout capacitance.

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

\[
R_{IN} \cdot C_{IN} = R_F \cdot C_F
\]

where C_{IN} is equal to the INA321’s RG-pin input capacitance (typically 3pF) plus the layout capacitance. The capacitor can be varied until optimum performance is obtained.
APPLICATION CIRCUITS
Medical ECG Applications

Figure 9 shows the INA321 configured to serve as a low-cost ECG amplifier, suitable for moderate accuracy heart-rate applications such as fitness equipment. The input signals are obtained from the left and right arms of the patient. The common-mode voltage is set by two 2MΩ resistors. This potential, through a buffer, provides an optional right leg drive. Filtering can be modified to suit application needs by changing the capacitor value of the output filter.

Low-Power, Single-Supply Data Acquisition Systems

Refer to Figure 5 to see the INA321 configured to drive an ADS7818. Functioning at frequencies of up to 500kHz, the INA321 is ideal for low-power data acquisition.

---

Figure 9. Simplified ECG Circuit for Medical Applications
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead finish/ Ball material (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA2321EA/250</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-55 to 125</td>
<td>INA2321EA</td>
<td>Samples</td>
</tr>
<tr>
<td>INA2321EA/250G4</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-55 to 125</td>
<td>INA2321EA</td>
<td>Samples</td>
</tr>
<tr>
<td>INA2321EA/2K5</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-55 to 125</td>
<td>INA2321EA</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321E/250</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321E/250G4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321E/2K5</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321E/2K5G4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321EA/250</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321EA/250G4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321EA/2K5</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
<tr>
<td>INA321EA/2K5G4</td>
<td>ACTIVE</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>C21</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.**: The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

![Reel Dimensions Diagram](image)

#### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

#### PACKAGE MATERIALS INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter</th>
<th>Reel Width W1</th>
<th>A0</th>
<th>B0</th>
<th>K0</th>
<th>P1</th>
<th>W</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA2321EA/250</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>6.9</td>
<td>5.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>INA2321EA/2K5</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.9</td>
<td>5.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>INA321E/250</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>INA321E/2K5</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>5.3</td>
<td>3.4</td>
<td>1.4</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*
TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INA2321EA/250</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>INA2321EA/2K5</td>
<td>TSSOP</td>
<td>PW</td>
<td>14</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>INA321E/250</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>INA321E/2K5</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>853.0</td>
<td>449.0</td>
<td>35.0</td>
</tr>
<tr>
<td>INA321EA/250</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
<tr>
<td>INA321EA/2K5</td>
<td>VSSOP</td>
<td>DGK</td>
<td>8</td>
<td>2500</td>
<td>853.0</td>
<td>449.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
\[\triangle\] Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 each side.
\[\Delta\] Body width does not include interlead flash. Interlead flash shall not exceed 0.25 each side.
E. Falls within JEDEC MO-153
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
DGK (S-PDSO-G8)  PLASTIC SMALL-OUTLINE PACKAGE

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO-187 variation AA, except interlead flash.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated