





**INA740A, INA740B** SBOSAC1A - JULY 2023 - REVISED DECEMBER 2023

INA740x 85 V, 16-Bit, Precision I<sup>2</sup>C Output Digital Power Monitor with EZShunt<sup>™</sup> Technology

# 1 Features

Texas

INSTRUMENTS

- Low loss integrated shunt resistor
  - Internal resistance: 800 μΩ, T<sub>A</sub> = 25°C
  - Continuous current:  $\pm 35$  A, T<sub>A</sub> =  $25^{\circ}$ C
  - Peak measurement capability: ±39.32 A
- Current monitoring accuracy: A/B Grade, maximum
  - Offset current: ±6.25 mA / ±62.5 mA
  - Offset drift: ±30 µA/°C (A and B Grades)
  - System gain error: ±0.75% / ±1.25%
  - Common-mode rejection: ±0.125 / ±1.25 mA/V
- Power monitoring accuracy: A/B Grade, maximum
  - ±0.9% / ±1.6% at 25°C, full scale
- Energy and charge accuracy: A/B Grade, maximum
  - ±1.4% / ±2.1% at 25°C, full scale
- Temperature sensor: ±1.5°C (maximum at 25°C)
- Precision oscillator:  $\pm 0.5\%$  (maximum at  $25^{\circ}$ C)
- Programmable conversion time and averaging
- 2.94-MHz high-speed I<sup>2</sup>C interface with 16 pinselectable addresses
- Operates from a 2.7-V to 5.5-V supply:
  - Operational current: 640 µA (typical)
  - Shutdown current: 5 µA (maximum)

# 2 Applications

- Power delivery
- Grid infrastructure
- Industrial battery packs ٠
- Test equipment
- **Telecom equipment**
- Enterprise servers

# **3 Description**

The INA740x is a digital power monitor with an integrated current sensing element along with a 16bit delta-sigma ADC specifically designed for currentsensing applications. The device can measure fullscale currents up to ±39.32 A with common-mode voltage support from -0.1 V to +85 V.

The INA740x reports current, bus voltage, die temperature, power, energy and charge accumulation while employing a precision ±0.5% integrated oscillator, all while performing the needed calculations in the background. The integrated temperature sensor is ±2.5°C accurate over the junction temperature range.

The low offset and gain drift design of the INA740x allows the device to be used in precise systems that do not undergo multi-temperature calibration during manufacturing.


The device allows for selectable ADC conversion times from 50 µs to 4.12 ms as well as sample averaging from 1x to 1024x, which further helps reduce the noise of the measured data.

#### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
INA740x	REM (QFN, 14)	5.00 mm × 4.00 mm

For all available packages, see Section 10. (1)

The package size (length × width) is a nominal value and (2)includes pins, where applicable.



Simplified Block Diagram





# **Table of Contents**

1	Features1	
2	Applications1	
	Description1	
4	Pin Configuration and Functions	;
5	Specifications4	
	5.1 Absolute Maximum Ratings4	
	5.2 ESD Ratings 4	
	5.3 Recommended Operating Conditions4	
	5.4 Thermal Information4	
	5.5 Electrical Characteristics5	į.
	5.6 Timing Requirements (I <sup>2</sup> C)7	
	5.7 Timing Diagram7	
	5.8 Typical Characteristics	
6	Detailed Description12	
	6.1 Overview	
	6.2 Functional Block Diagram12	
	6.3 Feature Description12	
	•	

6.4 Device Functional Modes	20
6.5 Programming	21
7 Application and Implementation	24
7.1 Application Information	24
7.2 Typical Application	26
7.3 Power Supply Recommendations	29
7.4 Layout	29
7.5 Register Maps	
8 Device and Documentation Support	39
8.1 Receiving Notification of Documentation Updates.	39
8.2 Support Resources	39
8.3 Trademarks	39
8.4 Electrostatic Discharge Caution	39
8.5 Glossary	39
9 Revision History	39
10 Mechanical, Packaging, and Orderable	
Information	39



# 4 Pin Configuration and Functions




Figure 4-1. REM Package 14-Pin QFN Top View

### Table 4-1. Pin Functions

	PIN	ТҮРЕ	DESCRIPTION
NO.	NAME		DESCRIPTION
1	SH+	Analog output	Shunt positive sense connection
2	IN+	Analog input	Positive input to digital power monitor.
3	A1	Digital input	I <sup>2</sup> C address pin. Connect to GND, SCL, SDA, or VS.
4	A0	Digital input	I <sup>2</sup> C address pin. Connect to GND, SCL, SDA, or VS.
5	SDA	Digital input/output	Open-drain bidirectional I <sup>2</sup> C data.
6	SCL	Digital input	I <sup>2</sup> C clock input.
7	IS-	Analog input	Negative high current shunt connection.
8	SH–	Analog output	Shunt negative sense connection.
9	IN–	Analog input	Negative input to digital power monitor.
10	ALERT	Digital output	Open-drain alert output, default state is active low.
11	VS	Power supply	Power supply, 2.7 V to 5.5 V.
12	GND	Ground	Ground.
13	VBUS	Analog input	Bus voltage input.
14	IS+	Analog input	Positive high current shunt connection.



# **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Vs	Supply voltage		6	V
$V_{IN+}, V_{IN-}$ <sup>(2)</sup>	Common mode voltage	-0.3	85	V
V <sub>ALERT</sub>	ALERT	-0.3	Vs + 0.3	V
V <sub>IO</sub>	SDA, SCL	-0.3	6	V
I <sub>IN</sub>	Input current into any pin, excluding IS+ and IS-		5	mA
I <sub>OUT</sub>	Digital output current		10	mA
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) VIN+ and VIN– are the voltages at the IN+ and IN– pins, respectively.

# 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all $\ensuremath{pins^{(2)}}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage	-0.1	85	V
Vs	Operating supply voltage	2.7	5.5	V
T <sub>A</sub>	Specified ambient temperature	-40	125	°C

## 5.4 Thermal Information

THERMAL METRIC <sup>(1) (2)</sup>		INA740	
		REM (QFN)	UNIT
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	38.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	46.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.2	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	13.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Thermal metrics are relative to the internal die and are conservative relative to the heating that would occur from the package leadframe shunt. For more details on heating, see the Safe Operating Area section.



## **5.5 Electrical Characteristics**

at  $T_A = 25$  °C,  $V_S = 3.3$  V,  $I_{SENSE} = 0$  A,  $V_{CM} = V_{IN-} = V_{BUS} = 48$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
INPUT						
		–0.1 V < V <sub>CM</sub> < 85 V,	A devices	±25	±125	μA/V
CMRR	Common-mode rejection	$T_{A} = -40^{\circ}C$ to $+125^{\circ}C$	B devices	±0.5	±1.25	mA/V
	land offerst summers	T > 200.00	A devices	±0.9	±6.25	mA
l <sub>os</sub>	Input offset current	T <sub>CT</sub> > 280 μs	B devices	±7.5	±62.5	mA
dV <sub>os</sub> /dT	Input offset current drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±5	±30	µA/°C
PSRR	Input offset current vs power supply	$V_{\rm S}$ = 2.7 V to 5.5 V, $T_{\rm A}$ = -40°C to +125°C		±0.1	±4	mA/V
V <sub>os_bus</sub>	V <sub>BUS</sub> offset voltage	V <sub>BUS</sub> = 20 mV		±2	±5	mV
av (at	V offect veltage drift	T <sub>A</sub> = -40°C to +125°C	A devices	±8	±40	µV/°C
dV <sub>os</sub> /dT	V <sub>BUS</sub> offset voltage drift	$T_{A} = -40 \text{ C} 10 \pm 123 \text{ C}$	B devices	±20	±100	µV/°C
PSRR	V <sub>BUS</sub> offset voltage vs power supply	$V_{\rm S}$ = 2.7 V to 5.5 V		±1.1	±3	mV/V
DC ACC	URACY	·				
G <sub>SERR</sub>	System current sense gain error	$I_{SENSE}$ = -25 A to 25 A, $V_{CM}$ = 24 V, $T_{A}$ = 25°C	A devices	±0.1	±0.75	%
G <sub>SERR</sub>	System current sense gain error	$I_{SENSE}$ = -25 A to 25 A, $V_{CM}$ = 24 V, $T_{A}$ = 25°C	B devices	±0.1	±1.25	%
0	System current sense gain error	10°0 - T	A devices		±25	ppm/°C
G <sub>S_DRFT</sub>	drift	–40°C ≤ T <sub>A</sub> ≤ 125°C	B devices		±75	ppm/°C
		V <sub>BUS</sub> = 0 V to 85 V	A devices	±0.01	±0.1	%
0		V <sub>BUS</sub> = 0 V to 85 V, -40°C ≤ T <sub>A</sub> ≤ 125°C		±0.01	±0.35	%
G <sub>BERR</sub>	V <sub>BUS</sub> voltage gain error	V <sub>BUS</sub> = 0 V to 85 V		±0.01	±0.3	%
		V <sub>BUS</sub> = 0 V to 85 V, -40°C ≤ T <sub>A</sub> ≤ 125°C	B devices	±0.01	±0.8	%
<u> </u>	V voltage gein errer drift	40°C < T < 125°C	A devices		±25	ppm/°C
G <sub>B_DRFT</sub>	V <sub>BUS</sub> voltage gain error drift	–40°C ≤ T <sub>A</sub> ≤ 125°C	B devices		±50	ppm/°C
Z <sub>BUS</sub>	VBUS pin input impedance	Device enabled with active conversions		1		MΩ
D	Power total measurement error		A devices		±0.9	%
P <sub>TME</sub>	(TME)	T <sub>A</sub> = 25°C, at full scale	B devices		±1.6	%
г	Energy and charge TME	$T = 25^{\circ}$ C at full apple power	A devices		±1.4	%
E <sub>TME</sub>	Energy and charge TME	T <sub>A</sub> = 25°C, at full scale power	B devices		±2.1	%
	ADC resolution			16		Bits
		Current		1.2		mA
		Bus voltage		3.125		mV
	1 LSP aton aiza	Temperature		125		m°C
	1 LSB step size	Power		240		μW
		Energy		3.84		mJ
		Charge		75		μC



#### at $T_A = 25$ °C, $V_S = 3.3$ V, $I_{SENSE} = 0$ A, $V_{CM} = V_{IN-} = V_{BUS} = 48$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Conversion time field = 0h		50		
		Conversion time field = 1h		84		
	ADC conversion-time <sup>(1)</sup>	Conversion time field = 2h		150		
Ŧ		Conversion time field = 3h		280		μs
Т <sub>СТ</sub>		Conversion time field = 4h		540		
		Conversion time field = 5h		1052		
		Conversion time field = 6h		2074		-
		Conversion time field = 7h		4120		
INL	Integral Non-Linearity	Bus voltage measurement		±2		m%
DNL	Differential Non-Linearity	Bus voltage measurement		0.2		LSB
CLOCK	SOURCE	I			1	
F <sub>OSC</sub>	Internal oscillator frequency			1		MHz
	Internal oscillator frequency	T <sub>A</sub> = 25°C			±0.5	%
OSC <sub>TOL</sub>	tolerance	T <sub>A</sub> = -40°C to +125°C			±1	%
TEMPER	RATURE SENSOR					
	Measurement range		-40		+150	°C
		T <sub>A</sub> = 25°C		±0.15	±1.5	°C
	Temperature accuracy	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.2	±2.5	°C
INTEGR						
	Internal kelvin resistance	SH+ to SH–, T <sub>A</sub> = 25°C	700	800	950	μΩ
	Pin to pin package resistance	IS+ to IS–, T <sub>A</sub> = 25°C	800	1000	1300	μΩ
	Maximum continuous current <sup>(2)</sup>	$-40^{\circ}C \le T_{A} \le 125^{\circ}C$			±25	A
	Short time overload change	I <sub>SENSE</sub> = 50 A for 5 seconds		±0.003		%
	Change due to temperature cycling	$-65^{\circ}C \le T_A \le 150^{\circ}C$ , 500 cycles		±0.05		%
	Resistance change to solder heat	260°C solder, 10 s		±0.1		%
	High temperature exposure change			±0.015		%
POWER	SUPPLY					
Vs	Supply voltage		2.7		5.5	V
V <sub>POR</sub>	POR Voltage Level	Supply rising		1.26		V
1 OIX		I <sub>SENSE</sub> = 0 V		640	750	μA
lq	Quiescent current	$I_{SENSE} = 0 V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			1	mA
I <sub>QSD</sub>	Quiescent current, shutdown	Shutdown mode		2.8	5	μA
200	,	Power-up (NPOR)		300	-	
T <sub>POR</sub>	Device start-up time	From shutdown mode		60		μs
DIGITAL	 . INPUT / OUTPUT		I			
V <sub>IH</sub>	Logic input level, high	SDA, SCL	1.2		5.5	V
V <sub>IL</sub>	Logic input level, low		GND		0.4	V
V <sub>OL</sub>	Logic output level, low	I <sub>OL</sub> = 3 mA	GND		0.4	V
IIO_LEAK	Digital leakage input current	$0 \le V_{\rm IN} \le V_{\rm S}$	-1		1	μA

(1) Subject to oscillator accuracy and drift

(2) Tested on device EVM, see Section 6.3.2.



# 5.6 Timing Requirements (I<sup>2</sup>C)

		MIN	NOM	MAX	UNIT
I <sup>2</sup> C BUS (F	AST MODE)				
F <sub>(SCL)</sub>	I <sup>2</sup> C clock frequency	1		400	kHz
t <sub>(BUF)</sub>	Bus free time between STOP and START conditions	600			ns
t <sub>(HDSTA)</sub>	Hold time after a repeated START condition. After this period, the first clock is generated.	100			ns
t <sub>(SUSTA)</sub>	Repeated START condition setup time	100			ns
t <sub>(SUSTO)</sub>	STOP condition setup time	100			ns
t <sub>(HDDAT)</sub>	Data hold time	10		900	ns
t <sub>(SUDAT)</sub>	Data setup time	100			ns
t <sub>(LOW)</sub>	SCL clock low period	1300			ns
t <sub>(HIGH)</sub>	SCL clock high period	600			ns
t <sub>F</sub>	Data fall time			300	ns
t <sub>F</sub>	Clock fall time			300	ns
t <sub>R</sub>	Clock rise time			300	ns
I <sup>2</sup> C BUS (H	IIGH-SPEED MODE)				
F <sub>(SCL)</sub>	I <sup>2</sup> C clock frequency	10		2940	kHz
t <sub>(BUF)</sub>	Bus free time between STOP and START conditions	160			ns
t <sub>(HDSTA)</sub>	Hold time after a repeated START condition. After this period, the first clock is generated.	100			ns
t <sub>(SUSTA)</sub>	Repeated START condition setup time	100			ns
t <sub>(SUSTO)</sub>	STOP condition setup time	100			ns
t <sub>(HDDAT)</sub>	Data hold time	10		125	ns
t <sub>(SUDAT)</sub>	Data setup time	20			ns
t <sub>(LOW)</sub>	SCL clock low period	200			ns
t <sub>(HIGH)</sub>	SCL clock high period	60			ns
t <sub>F</sub>	Data fall time			80	ns
t <sub>F</sub>	Clock fall time			40	ns
t <sub>R</sub>	Clock rise time			40	ns

# 5.7 Timing Diagram





Figure 5-1. I<sup>2</sup>C Timing Diagram




## **5.8 Typical Characteristics**






## 5.8 Typical Characteristics (continued)






## 5.8 Typical Characteristics (continued)





## 5.8 Typical Characteristics (continued)






# 6 Detailed Description

## 6.1 Overview

The INA740x device is a digital current sense amplifier with an integrated current sensing element. The device measures current, bus voltage and internal temperature while calculating power, energy and charge necessary for accurate decision making in precisely controlled systems. Programmable registers allow flexible configuration for measurement precision as well as continuous or triggered operation. Detailed register information is found in *Register Maps*.

## 6.2 Functional Block Diagram



## 6.3 Feature Description

## 6.3.1 Integrated Shunt Resistor

The INA740x is a precise, low-drift, digital power monitor that provides accurate measurements over the entire specified ambient temperature range of -40°C to +125°C. The integrated current-sensing resistor is internally compensated to provide measurement stability over temperature, while simplifying printed circuit board (PCB) layout and size constraints.

Access to the on-chip current-sensing resistor is provided by the IS+ and IS- pins. This resistor features internal sense connections that are brought out on the SH+ and SH- pins. Access to the digital power monitor is provided by the IN+ and IN- pins. When the shunt sense connections are connected to the digital power monitor inputs, the sensed voltage is calibrated and temperature compensated to achieve a high level of accuracy. The construction of this resistor does not allow it to be used as a stand-alone component for accurate current measurement. The INA740x is system-calibrated to ensure that the current-sensing resistor and digital power monitor are both precisely matched to one another.

The nominal pin-to-pin resistance from IS+ to IS- is approximately 1 m $\Omega$ , while the internal resistance seen by the SH+ and SH- pins is nominally 800  $\mu\Omega$ . The power dissipation requirements of the system and package are based on the total package resistance between the IS+ and IS– pins.






Figure 6-1. IS+ to IS- Package Resistance vs Temperature

The internal compensation of the INA740x corrects for pin-to-pin resistance increases with temperature, achieving low drift over the ambient temperature range.

The INA740x is most accurate when measuring currents around 15 A to 20 A. As currents increase, the error in the current measurement also increases. Figure 6-2 shows how the gain error of the INA740x varies with the shunt current for all device options.




Figure 6-2. Gain Error vs Shunt Current

The shape of this curve will vary some based on the PCB design. Designs with better thermal performance will generally flatten this curve.

The temperature coefficient of the shunt is compensated by sampling the junction temperature and internally applying a correction factor based on this temperature to the reported current measurements. During transient currents, the shunt heats faster than the temperature sensor. This temporary difference in temperatures results in higher values in the reported current until the temperature stabilizes. Figure 6-3 shows the sampled output response during a current step from 0A to 22.5 A






Figure 6-3. Device Current Transient Overshoot

The transient overshoot is similar to what would be seen in analog output current sense amplifiers. It is important to understand this overshoot exists when setting an overcurrent alert threshold in order to avoid false triggers.

#### 6.3.2 Safe Operating Area

The heat generated by the device power dissipation limits the maximum current that can be safely handled by the package. The current consumed to power the device is low, therefore the primary source of heating is due to the current flow through the internal shunt resistor. The maximum safe-operating current level shown in Figure 6-4 is set to ensure that the heat generated in the package is limited so that the internal junction temperature of the silicon does not exceed 150°C. This data was collected on the INA740x evaluation module (SENS108A).




Figure 6-4. Maximum Continuous Shunt Current vs Ambient Temperature

Even though the shunt can withstand currents greater than 35 A, the current measurement capability is limited by ADC full scale range of 39.32 A. The ADC full scale range is also a function of temperature (see Figure 7-1).

In applications with overcurrent transients, the peak amplitude and duration of the overcurrent event is important to determine the device heating. Figure 6-5 shows the peak pulse current versus pulse duration that the device can withstand before the maximum junction temperature of 150°C is exceeded. The data shown in this curve was collected at  $T_A = -40$ °C, 25°C, and 125°C using the INA740x evaluation module (SENS108A).






Figure 6-5. Maximum Pulse Current vs Pulse Duration (Single Event)

## 6.3.3 Versatile High Voltage Measurement Capability

The INA740x operates off a 2.7 V to 5.5 V supply but can measure voltage and current on rails as high as 85 V. The current is measured by sensing the voltage drop across an internal shunt resistor. The input stage of the INA740x is designed such that the input common-mode voltage can be higher than the device supply voltage,  $V_s$ . The common-mode voltage range at the inputs is -0.1 V to +85 V to support both high-side and low-side current measurements. There are no special considerations for power-supply sequencing because the common-mode input range and device supply voltage are independent of each other; therefore the bus voltage can be present with the supply voltage off (and vice-versa) without damaging the device.

The device also measures the bus supply voltage through the VBUS pin and temperature through the integrated temperature sensor. The current is calculated from the voltage drop across the internal shunt resistor which is sensed by the IN+ and IN– pins, while the bus voltage is measured with respect to device ground. Monitored bus voltages can range from 0 V to 85 V, while monitored temperatures can range from  $-40^{\circ}$ C to  $+150^{\circ}$ C.

Shunt voltage, bus voltage, and internal temperature measurements are multiplexed internally to a single ADC (see Figure 6-6).




Figure 6-6. High-Voltage Input Multiplexer

## 6.3.4 Internal Measurement and Calculation Engine

The current and charge are calculated from the voltage drop measured across the internal resistive element, while the power and energy are calculated after a bus voltage measurement. Power and energy are calculated based on the previous current calculation and the latest bus voltage measurement.

The current, bus voltage, and temperature values are immediate results when the number of averages is set to 1 (see Figure 6-7). However, when averaging is used, each ADC measurement is an intermediate result which is stored in the corresponding averaging registers. Following every ADC sample, the newly-calculated values for current, voltage, and temperature are appended to their corresponding averaging registers until the set number

Copyright © 2023 Texas Instruments Incorporated



of averages is achieved. After all of the samples have been measured, the average current and voltage is determined, the power is calculated, and the results are loaded to the corresponding output registers where they can then be read.

The energy and charge values are accumulated for each conversion cycle. Therefore the INA740x averaging function is not applied to these.

Calculations for power, charge and energy are performed in the background and do not add to the overall conversion time.




Figure 6-7. Power, Energy and Charge Calculation Scheme

## 6.3.5 High-Precision Delta-Sigma ADC

The integrated ADC is a high-performance, low-offset, low-drift, delta-sigma ADC designed to support bidirectional current measurement. The measured inputs are selected through the high-voltage input multiplexer to the ADC inputs (see Figure 6-6). The ADC architecture enables lower drift measurement across temperature and consistent offset measurements across common-mode voltage, temperature, and power supply variations. A low-offset ADC is preferred in current sensing applications to provide a near 0 V offset voltage that maximizes the useful dynamic range of the system.

The INA740x measures the die temperature, current, and bus voltage. An internal temperature measurement is made before each current measurement. Temperature compensation is then applied to the current measurement to achieve low drift performance. The MODE bits setting in the ADC\_CONFIG register permit selecting modes to convert only the current or bus voltage to further allow the user to configure the monitoring function to fit the specific application requirements. After an ADC conversion is complete, the converted values independently update in their corresponding registers where they can be read through the digital interface at the time of conversion end if no averaging is selected.

The conversion times for shunt voltage, bus voltage, and temperature inputs are set independently from 50 µs to 4.12 ms depending on the values programmed in the ADC\_CONFIG register. The value for current is calculated after both the temperature and shunt voltage measurements are made. The total time to get the current measurement is the sum of the conversion times for these two parameters. Enabled measurement inputs are converted sequentially, which means the total time to convert all inputs depends on the conversion time for each input and the number of inputs enabled. When averaging is used, the intermediate values are subsequently stored in an averaging accumulator, and the conversion sequence repeats until the number of averages is reached. After all of the averaging is complete, the final values are updated in the corresponding registers that can then be read. These values remain in the data output registers until they are replaced by the next fully completed conversion results. In this case, reading the data output registers does not affect a conversion in progress.

The ADC has two conversion modes—continuous and triggered—set by the MODE bits in the ADC\_CONFIG register. In continuous-conversion mode, the ADC will continuously convert the input measurements and update the output registers as described above in an indefinite loop. In triggered-conversion mode, the ADC will convert the input measurements as described above, after which the ADC will go into shutdown mode until another single-shot trigger is generated by writing to the MODE bits. Writing the MODE bits will interrupt and restart



triggered or continuous conversions that are in progress. The values from the device can be read at any time because data from the last conversion remains available until the next conversion is complete. The Conversion Ready flag is set after all conversions and averaging are complete.

The Conversion Ready flag (CNVRF) clears under these conditions:

- Writing to the ADC\_CONFIG register (except for selecting shutdown mode); or
- Reading the DIAG\_ALRT Register

While the INA740x device is used in either one of the conversion modes, a dedicated digital engine is calculating the current, power, charge and energy values in the background as described in *Internal Measurement and Calculation Engine*. In triggered mode, the accumulation registers (ENERGY and CHARGE) are invalid, as the device does not keep track of elapsed time. For applications that require critical measurements in regards to accumulation of time for energy and charge measurements, the device must be configured to use continuous conversion mode, as the accumulated results are continuously updated and can provide true system representation of charge and energy consumption in a system. All of the calculations are performed in the background and do not contribute to conversion time.

For applications that must synchronize with other components in the system, the INA740x conversion can be delayed by programming the CONVDLY bits in the CONFIG register in the range between 0 ms (no delay) and 510 ms. The resolution in programming the conversion delay is 2 ms. The conversion delay is set to 0 ms by default. Conversion delay can assist in measurement synchronization when multiple external devices are used for voltage or current monitoring purposes. In applications where time-aligned voltage and current measurements are needed, two devices can be used with the current measurement delayed such that the external voltage and current measurements will occur at approximately the same time. Keep in mind that even though the internal time base for the ADC is precise, synchronization will be lost over time due to internal and external time base mismatch.

#### 6.3.5.1 Low Latency Digital Filter

The device integrates a low-pass digital filter that performs both decimation and filtering on the ADC output data, which helps with noise reduction. The digital filter is automatically adjusted for the different output data rates and always settles within one conversion cycle. The user has the flexibility to choose different output conversion time periods  $T_{CT}$  from 50 µs to 4.12 ms. With this configuration the first amplitude notch appears at the Nyquist frequency of the output signal which is determined by the selected conversion time period and defined as  $f_{NOTCH}$ = 1 / (2 x  $T_{CT}$ ). This means that the filter cut-off frequency will scale proportionally with the data output rate as described. Figure 6-8 shows the filter response when the 1.052 ms conversion time period is selected.




Figure 6-8. ADC Frequency Response



#### 6.3.5.2 Flexible Conversion Times and Averaging

ADC conversion times for bus voltage can be set independently from 50 µs to 4.12 ms. The total conversion time for current includes an additional conversion time for temperature, and can be varied from 100 µs to 8.24 ms. The flexibility in conversion time allows for robust operation in a variety of noisy environments. The device also allows for programmable averaging times from a single conversion all the way to an average of 1024 conversions. The amount of averaging selected applies uniformly to all active measurement inputs. The ADC\_CONFIG register shown in Table 7-8 provides additional details on the supported conversion times and averaging modes. The INA740x effective resolution of the ADC can be increased by increasing the conversion time and increasing the number of averages. Figure 6-9 and Figure 6-10 shown below illustrate the effect of conversion time and averaging on a constant input signal.




Figure 6-9. Noise vs Conversion Time (Averaging = 1)




Figure 6-10. Noise vs Conversion Time (Averaging = 128)

Settings for the conversion time and number of conversions averaged impact the effective measurement resolution. For more detailed information on how averaging reduces noise and increases the effective number of bits (ENOB) see *ADC Output Data Rate and Noise Performance*.

## 6.3.6 Integrated Precision Oscillator

The internal timebase of the device is provided by an internal oscillator that is trimmed to less than 0.5% tolerance at room temperature. The precision oscillator is the timing source for ADC conversions, as well as the time-count used for calculation of energy and charge. The digital filter response varies with conversion

time; therefore the precise clock ensures filter response and notch frequency consistency across temperature. On power up, the internal oscillator and ADC take roughly 300  $\mu$ s to reach <1% error stability. After the clock stabilizes, the ADC data output will be accurate to the electrical specifications provided in *Specifications*.

#### 6.3.7 Multi-Alert Monitoring and Fault Detection

The INA740x includes a multipurpose, open-drain ALERT output pin that can be used to report multiple diagnostics, or to indicate that the ADC conversion is complete. The diagnostics listed in Table 6-1 are constantly monitored and can be reported through the ALERT pin whenever the monitored output value crosses the associated out-of-range threshold.

INA740x DIAGNOSTIC	STATUS BIT IN DIAG_ALRT REGISTER (RO)	OUT-OF-RANGE THRESHOLD REGISTER (R/W)	REGISTER DEFAULT VALUE			
Current Under-Limit	CURRENTUL	CUL	0x8000 h (2's complement)			
Current Over-Limit	CURRENTOL	COL	0x7FFF h (2's complement)			
Bus Voltage Over-Limit	BUSOL	BOVL	0x7FFF h (2's complement, positive values only)			
Bus Voltage Under-Limit	BUSUL	BUVL	0x0000 h (2's complement, positive values only)			
Temperature Over-Limit	TMPOL	TEMP_LIMIT	0xFFFF h (2's complement, positive values only)			
Power Over-Limit	POL	PWR_LIMIT	0x7FFF h (2's complement)			

#### Table 6-1. ALERT Diagnostics Description

A read of the DIAG\_ALRT register is used to determine which diagnostic has triggered the ALERT pin. This register, shown in Table 7-15, is also used to monitor other associated diagnostics as well as configure some ALERT pin functions.

- Alert latch enable In case the ALERT pin is triggered, this function will hold the value of the pin even after all diagnostic conditions have cleared. A read of the DIAG\_ALRT register will reset the status of the ALERT pin. This function is enabled by setting the ALATCH bit.
- Conversion ready enable Enables the ALERT pin to assert when an ADC conversion has completed and output values are ready to be read through the digital interface. This function is enabled by setting the CNVR bit. The conversion completed events can also be read through the CNVRF bit regardless of the CNVR bit setting.
- Alert comparison on averaged output Allows the out-of-range threshold value to be compared to the averaged data values produced by the ADC. This helps to additionally remove noise from the output data when compared to the out-of-range threshold to avoid false alerts due to noise. However, the diagnostic will be delayed due to the time needed for averaging. This function is enabled by setting the SLOWALERT bit.
- Alert polarity Allows the device to invert the active state of the ALERT pin. Note that the ALERT pin is an
  open-drain output that must be pulled up by a resistor. The ALERT pin is active-low by default and can be
  configured for active high function using the APOL control bit.

Other diagnostic functions that are not reported by the ALERT pin but are available by reading the DIAG\_ALRT register:

- Math overflow Indicated by the MATHOF bit, reports when an arithmetic operation has caused an internal register overflow.
- Memory status Indicated by the MEMSTAT bit, monitors the health of the device non-volatile trim memory. This bit will always read '1' when the device is operating properly.



- Energy overflow Indicated by the ENERGYOF bit, reports when the ENERGY register has reached an
  overflow state due to data accumulation.
- Charge overflow Indicated by the CHARGEOF bit, reports when the CHARGE register has reached an
  overflow state due to data accumulation.

When the ALERT pin is configured to report the ADC conversion complete event, the ALERT pin becomes a multipurpose reporting output. Figure 6-11 shows an example where the device reports ADC conversion complete events while the INA740x device is subject to an overcurrent event, bus undervoltage event, overtemperature event and over power-limit event.




Figure 6-11. Multi-Alert Configuration

## 6.4 Device Functional Modes

## 6.4.1 Shutdown Mode

In addition to the two conversion modes (continuous and triggered), the device also has a shutdown mode (selected by the MODE bits in ADC\_CONFIG register) that reduces the quiescent current to less than 5  $\mu$ A and turns off current into the device inputs, reducing the impact of supply drain when the device is not being used. The registers of the device can be written to and read from while the device is in shutdown mode. The device remains in shutdown mode until another triggered conversion command or continuous conversion command is received.

The device can be triggered to perform conversions while in shutdown mode. When a conversion is triggered, the ADC will start the conversion. When the conversion completes, the device will return to the shutdown state.

Note that the shutdown current is specified with an inactive communications bus. Active clock and data activity will increase the current consumption as a function of the bus frequency.

## 6.4.2 Power-On Reset

Power-on reset (POR) is asserted when  $V_S$  drops below 1.26 V (typical) at which all of the registers are reset to their default values. A manual device reset can be initiated by setting the RST bit in the CONFIG register. The default power-up register values are shown in the reset column for each register description. Links to the register descriptions are shown in *Register Maps*.



## 6.5 Programming

## 6.5.1 I<sup>2</sup>C Serial Interface

The INA740x operates only as a target on both the SMBus and I<sup>2</sup>C interfaces. Connections to the bus are made through the open-drain SDA and SCL lines. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. Although the device integrates spike suppression into the digital I/O lines, proper layout techniques help minimize the amount of coupling into the communication lines. This noise introduction can occur from capacitive coupling signal edges between the two communication lines themselves or from other switching noise sources present in the system. Routing traces in parallel with ground in between layers on a printed circuit board (PCB) typically reduces the effects of coupling between the communication lines. Shielded communication lines reduce the possibility of unintended noise coupling into the digital I/O lines that could be incorrectly interpreted as start or stop commands.

The INA740x supports the transmission protocol for fast mode (1 kHz to 400 kHz) and high-speed mode (1 kHz to 2.94 MHz). All data bytes are transmitted most significant byte first and follow the SMBus 3.0 transfer protocol.

To communicate with the INA740x, the controller must first address targets through a target address byte. The target address byte consists of seven address bits and a direction bit that indicates whether the action is to be a read or write operation.

The device has two address pins, A0 and A1. Table 6-2 lists the pin logic levels for each of the 16 possible addresses. The device samples the state of pins A0 and A1 on every bus communication. Establish the pin state before any activity on the interface occurs. When connecting the SDA pin to either A0 or A1 to set the device address, an additional hold time of 100 ns is required on the MSB of the I<sup>2</sup>C address to ensure correct device addressing.

A1	A0	TARGET DEVICE ADDRESS
GND	GND	1000000
GND	VS	1000001
GND	SDA	1000010 <sup>(1)</sup>
GND	SCL	1000011
VS	GND	1000100
VS	VS	1000101
VS	SDA	1000110 <sup>(1)</sup>
VS	SCL	1000111
SDA	GND	1001000 <sup>(1)</sup>
SDA	VS	1001001 <sup>(1)</sup>
SDA	SDA	1001010 <sup>(1)</sup>
SDA	SCL	1001011 <sup>(1)</sup>
SCL	GND	1001100
SCL	VS	1001101
SCL	SDA	1001110 <sup>(1)</sup>
SCL	SCL	1001111

#### Table 6-2. Address Pins and Target Addresses

(1) Any address using SDA will require an initial hold time of 100 ns on the MSB of the address.

## 6.5.1.1 Writing to and Reading Through the I<sup>2</sup>C Serial Interface

Accessing a specific register on the INA740x is accomplished by writing the appropriate value to the register pointer. Refer to *Register Maps* for a complete list of registers and corresponding addresses. The value for the register pointer (as shown in Figure 6-14) is the first byte transferred after the target address byte with the  $R/\overline{W}$  bit low. Every write operation to the device requires a value for the register pointer.




Writing to a register begins with the first byte transmitted by the controller. This byte is the target address, with the  $R/\overline{W}$  bit low. The device then acknowledges receipt of a valid address. The next byte transmitted by the controller is the address of the register to be accessed. This register address value updates the register pointer to the desired internal device register. The next two bytes are written to the register addressed by the register pointer. The device acknowledges receipt of each data byte. The controller may terminate data transfer by generating a start or stop condition.

When reading from the device, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a target address byte with the  $R/\overline{W}$  bit low, followed by the register pointer byte. No additional data are required. The controller then generates a start condition and sends the address byte for the target with the  $R/\overline{W}$  bit high to initiate the read command. The next byte is transmitted by the target and is the most significant byte of the register indicated by the register pointer. This byte is followed by an *Acknowledge* from the controller; then the target transmits the least significant byte. The controller may or may not acknowledge receipt of the second data byte. The controller may terminate data transfer by generating a *Not-Acknowledge* after receiving any data byte, or generating a start or stop condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the device retains the register pointer value until it is changed by the next write operation.


Figure 6-12 shows the write operation timing diagram. Figure 6-13 shows the read operation timing diagram. These diagrams are shown for reading and writing to 16-bit registers.

Register bytes are sent most significant byte (MSB) first, followed by the least significant byte (LSB).



A. The value of the target address byte is determined by the settings of the A0 and A1 pins. Refer to Table 6-2.

B. The device does not support packet error checking (PEC) or perform clock stretching.




## Figure 6-12. Timing Diagram for Write Word Format

- A. The value of the target address byte is determined by the settings of the A0 and A1 pins. Refer to Table 6-2.
- B. Read data is from the last register pointer location. If a new register is desired, the register pointer must be updated. See Figure 6-14.
- C. ACK by the controller can also be sent.
- D. The device does not support packet error checking (PEC) or perform clock stretching.

## Figure 6-13. Timing Diagram for Read Word Format





A. The value of the target address byte is determined by the settings of the A0 and A1 pins. Refer to Table 6-2.

#### Figure 6-14. Typical Register Pointer Set

## 6.5.1.2 High-Speed I<sup>2</sup>C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pullup resistors. The controller generates a start condition followed by a valid serial byte containing high-speed (HS) controller code *00001XXX*. This transmission is made in fast (400 kHz) or standard (100 kHz) (F/S) mode at no more than 400 kHz. The INA740x does not acknowledge the HS controller code, but the INA740x does recognize the code and switches the internal filters to support 2.94-MHz operation.

The controller then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 2.94 MHz are allowed. Instead of using a stop condition, use repeated start conditions to maintain the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the device to support the F/S mode.

#### 6.5.1.3 SMBus Alert Response

The INA740x is designed to respond to the SMBus Alert Response address. The SMBus Alert Response provides a quick fault identification for simple targets. When an Alert occurs, the controller can broadcast the Alert Response target address (0001 100) with the Read/Write bit set high. Following this Alert Response, any target that generates an alert identifies itself by acknowledging the Alert Response and sending its address on the bus.

The Alert Response can activate several different targets simultaneously, similar to the I<sup>2</sup>C General Call. If more than one target attempts to respond, bus arbitration rules apply. The losing device does not generate an Acknowledge and continues to hold the Alert line low until that device wins arbitration.



## 7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

#### 7.1.1 Device Measurement Range and Resolution

The INA740x has a full scale ADC range for current measurements of  $\pm 39.32$  A. However, the maximum value that can be measured is limited by the operating junction temperature (see Figure 7-1).




Figure 7-1. Maximum ADC Current Reading vs Junction Temperature (Typical Characteristic)

Table 7-1 shows the full scale value for shunt, bus, and temperature measurements, along with their associated step size.

PARAMETER	REGISTER ADDRESS	SIZE	FULL SCALE VALUE	RESOLUTION
Current	7h	16 bit, signed	±39.32 A	1.2 mA/LSB
Bus voltage	5h	16 bit, signed, always positive	0 V to 85 V	3.125 mV/LSB
Die Temperature	6h	12 bit, signed	–40°C to +150°C	125 m°C/LSB
Power	8h	24 bit, unsigned	4026.53W	240 µW/LSB
Energy	9h	40 bit, unsigned	4222.125 MJ	3.840 mJ/LSB
Charge	Ah	40 bit, unsigned	82.463 MC	75 µC/LSB

Table 7-1. Register Full Scale Values and Resolution

The internal die temperature sensor register range extends from –256°C to +256°C but is limited by the junction temperature range of –40°C to 150°C. Likewise, the bus voltage measurement range extends up to 102.4 V but is limited by silicon to 85 V.

Current, bus voltage, temperature, power, energy and charge measurements can be read through their corresponding address registers. Values are calculated by multiplying the returned value by the corresponding LSB size.

Signed values are represented in 2's complement format.



Upon overflow, the ENERGY register will roll over and start from zero. This register value can also be reset at any time by setting the RSTACC bit in the CONFIG register.

An overflow event in the CHARGE register is indicated by the CHARGEOF bit. If an overflow condition occurs, the CHARGE register needs to be manually reset by setting the RSTACC bit in the CONFIG register.

For a design example using these equations refer to *Detailed Design Procedure*.

#### 7.1.2 ADC Output Data Rate and Noise Performance

The INA740x noise performance and effective resolution depend on the ADC conversion time. The device also supports digital averaging which can further help decrease digital noise. The flexibility of the device to select ADC conversion time and data averaging offers increased signal-to-noise ratio and achieves the highest dynamic range with lowest offset. The profile of the noise at lower signals levels is dominated by the system noise that is comprised mainly of 1/f noise or white noise. The INA740x effective resolution of the ADC can be increased by increasing the conversion time and increasing the number of averages.

Table 7-2 summarizes the output data rate conversion settings supported by the device. The fastest conversion setting is 50 µs. Typical noise-free resolution is represented as Effective Number of Bits (ENOB) based on device measured data. The ENOB is calculated based on noise peak-to-peak values, which assures that full noise distribution is taken into consideration.

ADC CONVERSION TIME PERIOD [µs]	OUTPUT SAMPLE AVERAGING [SAMPLES]	OUTPUT SAMPLE PERIOD [ms]	NOISE-FREE ENOB CURRENT MEASUREMENT
50		0.05	9.9
84		0.084	10.3
150		0.15	10.9
280	1	0.28	11.8
540		0.54	12.0
1052		1.052	12.5
2074		2.074	13.1
4120		4.12	13.7
50		0.2	11.1
84	4	0.336	11.4
150		0.6	12.1
280		1.12	12.8
540	4	2.16	13.4
1052	-	4.208	13.7
2074		8.296	14.7
4120		16.48	14.7
50		0.8	12.2
84		1.344	13.1
150		2.4	13.4
280	16	4.48	13.7
540		8.64	14.1
1052		16.832	14.7
2074		33.184	15.7
4120		65.92	15.7

#### INA740A, INA740B SBOSAC1A – JULY 2023 – REVISED DECEMBER 2023




Table 7-2. INA740x Noise Performance (continued)			
ADC CONVERSION TIME PERIOD [µs]	OUTPUT SAMPLE AVERAGING [SAMPLES]	OUTPUT SAMPLE PERIOD [ms]	NOISE-FREE ENOB CURRENT MEASUREMENT
50		3.2	13.1
84		5.376	13.7
150	1 [	9.6	14.1
280	64	17.92	14.7
540	04	34.56	15.7
1052		67.328	15.7
2074		132.736	15.7
4120		263.68	15.7
50		6.4	13.4
84		10.752	14.1
150		19.2	14.7
280	- 128	35.84	15.7
540	120	69.12	15.7
1052		134.656	15.7
2074		265.472	15.7
4120		527.36	15.7
50		12.8	14.1
84		21.504	14.7
150		38.4	15.7
280	256	71.68	15.7
540	200	138.24	15.7
1052		269.312	15.7
2074		530.944	15.7
4120		1054.72	15.7
50		25.6	14.1
84		43	15.7
150		76.8	15.7
280	540	143.36	15.7
540	- 512	276.48	15.7
1052		538.624	15.7
2074		1061.888	15.7
4120		2109.44	16.0
50		51.2	15.7
84		86.016	15.7
150		153.6	15.7
280	1024	286.72	15.7
540	- 1024	552.96	15.7
1052		1077.248	15.7
2074		2123.776	16.0
4120		4218.88	16.0

## Table 7-2. INA740x Noise Performance (continued)

# 7.2 Typical Application

The low offset voltage and low input bias current of the INA740x allow accurate monitoring of a wide range of currents. Figure 7-2 shows a circuit example for monitoring currents in a high-side configuration.





## Figure 7-2. INA740x High-Side Sensing Application Diagram

## 7.2.1 Design Requirements

The design requirements for the circuit shown in Figure 7-2 are listed in Table 7-3.

DESIGN PARAMETER	EXAMPLE VALUE	
Power-supply voltage (V <sub>S</sub> )	5 V	
Bus supply rail (V <sub>CM</sub> )	48 V	
Bus supply rail overvoltage fault threshold	54 V	
Average Current	18 A	
Overcurrent fault threshold (I <sub>MAX</sub> )	21 A	
Temperature	85°C	
Charge Accumulation Period	15 minutes	

## Table 7-3. Design Parameters

#### 7.2.2 Detailed Design Procedure

## 7.2.2.1 Configure the Device

The first step to program the INA740x is to properly set the device and ADC configuration registers. On initial power up, the CONFIG and ADC\_CONFIG registers are set to the reset values as shown in Table 7-7 and Table 7-8. In this default power-on state the device is set with the ADC continuously converting the temperature, current, and bus voltage. If the default power-up conditions do not meet the design requirements, these registers must be set properly after each V<sub>S</sub> power cycle event.

## 7.2.2.2 Set Desired Fault Thresholds

Fault thresholds are set by programming the desired trip threshold into the corresponding fault register. Table 6-1 lists the supported fault registers.

Copyright © 2023 Texas Instruments Incorporated



An overcurrent threshold is set by programming the Current Over-Limit Threshold register (COL). Divide the overcurrent limit value by the current LSB size to calculate the value needed to program the register.

In this example, the desired overcurrent limit threshold is 21 A. The Current LSB size is 1.2 mA/LSB, therefore the value that should be programmed into Current Over-Limit (COL) register is 21 A / 1.2 mA/LSB = 17500d or 445Ch.

An overvoltage fault threshold on the bus voltage is set by programming the bus overvoltage limit register (BOVL). In this example, the desired overvoltage threshold is 54 V. Divide the target threshold voltage by the correct LSB value to calculate the value needed to program the register. For this example, the target value for the BOVL register is 54 V / 3.125 mV = 17280d (4380h).

When setting the power over-limit value, the LSB size used to calculate the value needed in the limit registers will be 256 times greater than the power LSB. This is because the power register is 24 bits in length while the power fault limit register is 16 bits.

Values stored in the alert limit registers are set to the default values after V<sub>S</sub> power cycle events and must be reprogrammed each time power is applied.

#### 7.2.2.3 Calculate Returned Values

Multiply the returned value by the LSB value to calculate the parametric values. Table 7-4 below shows the returned values for this application example assuming the design requirements shown in Table 7-3.

PARAMETER	RETURNED VALUE	LSB VALUE	CALCULATED VALUE	
Current (A)	15000d, 3A98h	1.2 mA/LSB	18 A	
Bus voltage (V)	15360d, 3C00h	3.125 mV/LSB	48 V	
Power (W)	3600000d, 36 EE80h	240 µW/LSB	864 W	
Energy (J)	202500000d, C11E7A0h	3.84 mJ/LSB	777600 J	
Charge (C)	216000000d, CDF E600h	75 μC/LSB	16200 C	
Temperature (°C)	680d, 2A8h	125 m°C/LSB	85°C	

Table 7-4. Calculating Returned Values


Current, Bus Voltage (positive only), Charge, and Temperature return values in 2's complement format. In a 2's complement format, a 1 in the most significant bit of the returned value represents a negative value in binary. These values can be converted to decimal by first inverting all the bits and adding 1 to obtain the unsigned binary value. This value must then be converted to decimal with the negative sign applied.

## 7.2.3 Application Curves

Figure 7-3 and Figure 7-4 show the ALERT pin response to an overcurrent fault with a conversion time of 50 µs for the temperature, shunt voltage, and bus voltage measurements with averaging set to 1. This configuration results in a total conversion time of 150 µs for all three measurements. For these scope shots, persistence was enabled on the ALERT channel to show the variation in the alert response for many sequential fault events. The alert response time can change depending on the value of the current before fault occurs as well as the how much the fault condition exceeds the programmed fault threshold. Figure 7-3 shows the response time for an overcurrent fault when the fault condition greatly exceeds the programmed threshold, while Figure 7-4 shows the overcurrent response time when the fault slightly exceeds the programmed threshold. Variation in the alert response exists because the external fault event is not synchronized to the internal ADC conversion start. Also the ADC is constantly sampling to get a result, so the response time for fault events starting from zero will be slower than fault events starting from values near the set fault threshold. In applications where the alert timing is critical for overcurrent events, the worst-case alert response is equal to 2 × t<sub>conv current</sub> + t<sub>conv temp</sub> + t<sub>conv voltage</sub> + 25 μs. An additional 25 μs is added to allow for background math calculations. This equation does not account for the 1% oscillator tolerance and is only valid for cases where the overcurrent signal is greater than the conversion threshold and noise. The measurement noise is a function of the conversion time. See Section 6.3.5.2 and Section 7.1.2 for additional information.



Figure 7-4 shows a slightly longer worst case alert response because the alert threshold is within the noise band of the device measurement and signal.



# 7.3 Power Supply Recommendations

The input circuitry of the device can accurately measure signals on common-mode voltages beyond the powersupply voltage,  $V_S$ . For example, the voltage applied to the  $V_S$  power supply terminal can be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) can be as high as 85 V. Note that the device can also withstand the full 0 V to 85 V range at the input terminals, regardless of whether the device has power applied or not. Avoid applications where the GND pin is disconnected while device is actively powered.


## 7.4 Layout

## 7.4.1 Layout Guidelines

Place the required power-supply bypass capacitors as close as possible to the supply and ground terminals of the device. A typical value for this supply bypass capacitor is 0.1  $\mu$ F. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.



#### 7.4.2 Layout Example



- 1. All vias close to the pin pads should be tented.
- 2. All vias are either 8 mil/18 mil or 15 mil/25 mil with a 5 mill annular ring.
- 3. The distance between the IS+ and IS- power pours is 8 mil.
- 4. See EVM User's Guide for more specific layout recommendations and layers.

#### Figure 7-5. INA740x Layout Example

#### 7.5 Register Maps

#### 7.5.1 INA740x Registers

Table 7-5 lists the INA740x registers. All register locations not listed in Table 7-5 should be considered as reserved locations and the register contents should not be modified.

OhCONFIGConfiguration161hADC_CONFIGADC Configuration165hVBUSBus Voltage Measurement166hDIETEMPTemperature Measurement167hCURRENTCurrent Result16	Section
5hVBUSBus Voltage Measurement166hDIETEMPTemperature Measurement16	Go
6h     DIETEMP     Temperature Measurement     16	Go
•	Go
7b CURRENT Current Result 16	Go
	Go
8hPOWERPower Result24	Go
9h     ENERGY     Energy Result     40	Go
Ah         CHARGE         Charge Result         40	Go
Bh   DIAG_ALRT   Diagnostic Flags and Alert   16	Go



Address	Acronym	Register Name	Register Size (bits)	Section		
Ch	COL	Current Over-Limit Threshold	16	Go		
Dh	CUL	Current Under-Limit Threshold	Current Under-Limit Threshold 16			
Eh	BOVL	Bus Overvoltage Threshold	Bus Overvoltage Threshold   16			
Fh	BUVL	Bus Undervoltage Threshold	Bus Undervoltage Threshold16			
10h	TEMP_LIMIT	Temperature Over-Limit Threshold	16	Go		
11h	PWR_LIMIT	Power Over-Limit Threshold	Power Over-Limit Threshold 16			
3Eh	MANUFACTURER_ID	Manufacturer ID 16 G				

## Table 7-5. INA740x Registers (continued)

Complex bit access types are encoded to fit into small table cells. Table 7-6 shows the codes that are used for access types in this section.

Table 7-6. INA740X Access Type Codes			
Access Type	Code	Description	
Read Type			
R	R	Read	
Write Type			
W	W	Write	
Reset or Default Value			
-n		Value after reset or the default value	

## Table 7-6. INA740x Access Type Codes

## 7.5.1.1 Configuration (CONFIG) Register (Address = 0h) [reset = 0h]

The CONFIG register is shown in Table 7-7.

Return to the Summary Table.

Table 7-7. CONFIG Register Field Descriptions	Table 7-7	. CONFIG	Register	Field	Descriptions
---	-----------	----------	----------	-------	--------------

Bit	Field	Туре	Reset	Description
15	RST	R/W	Oh	Reset Bit. Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default values. Oh = Normal Operation 1h = System Reset sets registers to default values This bit self-clears.
14	RSTACC	R/W	Oh	Resets the contents of accumulation registers ENERGY and CHARGE to 0 0h = Normal Operation 1h = Clears registers to default values for ENERGY and CHARGE registers
13-6	CONVDLY	R/W	0h	Sets the Delay for initial ADC conversion in steps of 2 ms. 0h = 0 s 1h = 2 ms FFh = 510 ms
5	RESERVED	R	0h	Reserved. Always reads 0.
4	RESERVED	R	1h	Reserved. Always reads 1.
3-0	RESERVED	R	0h	Reserved. Always reads 0.

Copyright © 2023 Texas Instruments Incorporated



## 7.5.1.2 ADC Configuration (ADC\_CONFIG) Register (Address = 1h) [reset = FB68h]

The ADC\_CONFIG register is shown in Table 7-8.

Return to the Summary Table.

Table 7-8. ADC_CONFIG Register Field Descript
---

Bit	Field	Туре	Reset	Description
15-12	MODE	R/W	Fh	The user can set the MODE bits for continuous or triggered mode on bus voltage, shunt voltage or temperature measurement. Oh = Shutdown 1h = Triggered bus voltage, single shot 2h = Reserved 3h = Reserved 4h = Triggered temperature, single shot 5h = Triggered temperature and bus voltage, single shot 6h = Triggered temperature and current, single shot 6h = Triggered temperature, current and bus voltage, single shot 7h = Triggered temperature, current and bus voltage, single shot 8h = Shutdown 9h = Continuous bus voltage only Ah = Reserved Bh = Reserved Ch = Continuous temperature only Dh = Continuous bus voltage and temperature
				Eh = Continuous temperature and current Fh = Continuous temperature, current, and bus voltage
11-9	VBUSCT	R/W	5h	Sets the conversion time of the bus voltage measurement. $0h = 50 \ \mu s$ $1h = 84 \ \mu s$ $2h = 150 \ \mu s$ $3h = 280 \ \mu s$ $4h = 540 \ \mu s$ $5h = 1052 \ \mu s$ $6h = 2074 \ \mu s$ $7h = 4120 \ \mu s$
8-6	VSENCT	R/W	5h	Sets the conversion time of the shunt resistor voltage. Works in conjunction with the temperature conversion time. Total conversion time for a current measurement is the sum of VSENCT and TCT selections. $0h = 50 \ \mu s$ $1h = 84 \ \mu s$ $2h = 150 \ \mu s$ $3h = 280 \ \mu s$ $4h = 540 \ \mu s$ $5h = 1052 \ \mu s$ $6h = 2074 \ \mu s$ $7h = 4120 \ \mu s$



				er Field Descriptions (continued)
Bit	Field	Туре	Reset	Description
5-3	тст	R/W	5h	Sets the conversion time of the temperature measurement. Works in conjunction with the shunt voltage conversion time for current measurements. Total conversion time for a current measurement is the sum of VSENCT and TCT selections. $0h = 50 \ \mu s$ $1h = 84 \ \mu s$ $2h = 150 \ \mu s$ $3h = 280 \ \mu s$ $4h = 540 \ \mu s$ $5h = 1052 \ \mu s$ $6h = 2074 \ \mu s$ $7h = 4120 \ \mu s$
2-0	AVG	R/W	0h	Selects ADC sample averaging count. The averaging setting applies to all active inputs. When >0h, the output registers are updated after the averaging has completed. 0h = 1 1h = 4 2h = 16 3h = 64 4h = 128 5h = 256 6h = 512 7h = 1024

#### Table 7-8. ADC\_CONFIG Register Field Descriptions (continued)

## 7.5.1.3 Bus Voltage Measurement (VBUS) Register (Address = 5h) [reset = 0h]

The VBUS register is shown in Table 7-9.

Return to the Summary Table.

#### Table 7-9. VBUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	VBUS	R	Oh	Bus voltage output. Two's complement value, however always positive. Conversion factor: 3.125 mV/LSB



## 7.5.1.4 Temperature Measurement (DIETEMP) Register (Address = 6h) [reset = 0h]

The DIETEMP register is shown in Table 7-10.

Return to the Summary Table.

### Table 7-10. DIETEMP Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	DIETEMP	R	0h	Internal die temperature measurement. Two's complement value. Conversion factor: 125 m°C/LSB
3-0	RESERVED	R	0h	Reserved. Always reads 0.

#### 7.5.1.5 Current Result (CURRENT) Register (Address = 7h) [reset = 0h]

The CURRENT register is shown in Table 7-11.

Return to the Summary Table.

#### Table 7-11. CURRENT Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	CURRENT	R	0h	Calculated current output in Amperes. Two's complement value. Conversion factor: 1.2 mA/LSB.

#### 7.5.1.6 Power Result (POWER) Register (Address = 8h) [reset = 0h]

The POWER register is shown in Table 7-12.

Return to the Summary Table.

#### Table 7-12. POWER Register Field Descriptions

Bit	Field	Туре	Reset	Description
23-0	POWER	R		Calculated power output. Output value in Watts. Unsigned representation. Positive value. Conversion factor: 240 µW/LSB.



## 7.5.1.7 Energy Result (ENERGY) Register (Address = 9h) [reset = 0h]

The ENERGY register is shown in Table 7-13.

Return to the Summary Table.

Bit	Field	Туре	Reset	Description
39-0	ENERGY	R	Oh	Calculated energy output. Output value is in Joules.Unsigned representation. Positive value. Conversion factor: 3.84 mJ/LSB.

#### 7.5.1.8 Charge Result (CHARGE) Register (Address = Ah) [reset = 0h]

The CHARGE register is shown in Table 7-14.

Return to the Summary Table.

#### Table 7-14. CHARGE Register Field Descriptions

Bit	Field	Туре	Reset	Description
39-0	CHARGE	R	0h	Calculated charge output. Output value is in Coulombs.Two's complement value. Conversion factor: 75 $\mu$ C//LSB.

## 7.5.1.9 Diagnostic Flags and Alert (DIAG\_ALRT) Register (Address = Bh) [reset = 0001h]

The DIAG\_ALRT register is shown in Table 7-15.

Return to the Summary Table.

#### Table 7-15. DIAG\_ALRT Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	ALATCH	R/W	Oh	<ul> <li>When the Alert Latch Enable bit is set to Transparent mode, the Alert pin and Flag bit reset to the idle state when the fault has been cleared.</li> <li>When the Alert Latch Enable bit is set to Latch mode, the Alert pin and Alert Flag bit remain active following a fault until the DIAG_ALRT Register has been read.</li> <li>Oh = Transparent</li> <li>1h = Latched</li> </ul>
14	CNVR	R/W	Oh	Setting this bit high configures the Alert pin to be asserted when the Conversion Ready Flag (bit 1) is asserted, indicating that a conversion cycle has completed. Oh = Disables conversion ready flag on ALERT pin 1h = Enables conversion ready flag on ALERT pin
13	SLOWALERT	R/W	Oh	<ul> <li>When enabled, ALERT function is asserted on the completed averaged value.</li> <li>This gives the flexibility to delay the ALERT until after the averaged value.</li> <li>0h = ALERT comparison on non-averaged (ADC) value</li> <li>1h = ALERT comparison on averaged value</li> </ul>
12	APOL	R/W	Oh	Alert Polarity bit sets the Alert pin polarity. 0h = Normal (active-low, open-drain) 1h = Inverted (active-high, open-drain )
11	ENERGYOF	R	Oh	This bit indicates the health of the ENERGY register. If the 40-bit ENERGY register has overflowed this bit is set to 1. 0h = Normal 1h = Overflow Clears by setting the RSTACC field in the Configuration register.

Copyright © 2023 Texas Instruments Incorporated



## Table 7-15. DIAG\_ALRT Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
10	CHARGEOF	R	0h	This bit indicates the health of the CHARGE register. If the 40-bit CHARGE register has overflowed this bit is set to 1. 0h = Normal
				1h = Overflow Clears by setting the RSTACC field in the Configuration register.
9	MATHOF	R	Oh	This bit is set to 1 if an arithmetic operation resulted in an overflow error. It indicates that current and power data may be invalid. Oh = Normal 1h = Overflow
				Must be manually cleared by triggering another conversion or by
				clearing the accumulators with the RSTACC bit.
8	RESERVED	R	0h	Reserved. Always read 0.
7	TMPOL	R/W	Oh	This bit is set to 1 if the temperature measurement exceeds the threshold limit in the temperature over-limit register. 0h = Normal 1h = Overtemperature Event
				When ALATCH =1 this bit is cleared by reading this register.
6	CURRENTOL	R/W	0h	This bit is set to 1 if the current measurement exceeds the threshold limit in the current over-limit register.
				0h = Normal
				1h = Overcurrent Event
				When ALATCH =1 this bit is cleared by reading this register.
5	CURRENTUL	R/W	0h	This bit is set to 1 if the current measurement falls below the threshold limit in the current under-limit register. 0h = Normal
				1h = Undercurrent Event When ALATCH =1 this bit is cleared by reading this register.
4	BUSOL	R/W	Oh	This bit is set to 1 if the bus voltage measurement exceeds the threshold limit in the bus over-limit register. 0h = Normal
				1h = Bus Over-Limit Event
				When ALATCH =1 this bit is cleared by reading this register.
3	BUSUL	R/W	Oh	This bit is set to 1 if the bus voltage measurement falls below the threshold limit in the bus under-limit register. 0h = Normal
				1h = Bus Under-Limit Event
				When ALATCH =1 this bit is cleared by reading this register.
2	POL	R/W	Oh	This bit is set to 1 if the power measurement exceeds the threshold limit in the power limit register. 0h = Normal
				1h = Power Over-Limit Event When ALATCH =1 this bit is cleared by reading this register.
4		D///	0.6	
1	CNVRF	R/W	Oh	This bit is set to 1 if the conversion is completed. Oh = Normal 1h = Conversion is complete
				1h = Conversion is complete When ALATCH =1 this bit is cleared by reading this register or starting a new triggered conversion.
0	MEMSTAT	R/W	1h	This bit is set to 0 if a checksum error is detected in the device trim memory space.
				0h = Memory Checksum Error
				1h = Normal Operation



### 7.5.1.10 Current Over-Limit Threshold (COL) Register (Address = Ch) [reset = 7FFFh]

If negative values are entered in this register, then a current measurement of 0 A will trip this alarm. When using negative values for the undercurrent and overcurrent thresholds be aware that the overcurrent threshold must be set to the larger (that is, less negative) of the two values. The COL register is shown in Table 7-16.

Return to the Summary Table.

#### Table 7-16. COL Register Field Descriptions

 · · · · · · · · · · · · · · · · · · ·										
Bit	Field	Туре	Reset	Description						
15-0	COL	R/W		Sets the threshold for comparison of the value to detect over current condition (overcurrent protection). Two's complement value. Conversion factor: 1.2 mA/LSB						

### 7.5.1.11 Current Under-Limit Threshold (CUL) Register (Address = Dh) [reset = 8000h]

The CUL register is shown in Table 7-17.

Return to the Summary Table.

#### Table 7-17. CUL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	CUL	R/W		Sets the threshold for comparison of the value to detect undercurrent condition. Two's complement value. Conversion factor: 1.2 mA/LSB

### 7.5.1.12 Bus Overvoltage Threshold (BOVL) Register (Address = Eh) [reset = 7FFFh]

The BOVL register is shown in Table 7-18.

Return to the Summary Table.

#### Table 7-18. BOVL Register Field Descriptions

Bit	Field	Туре	Reset	Description			
15	Reserved	R	0h	Reserved. Always reads 0.			
14-0	BOVL	R/W	7FFFh	Sets the threshold for comparison of the value to detect Bus Overvoltage (overvoltage protection). Unsigned representation, positive value only. Conversion factor: 3.125 mV/LSB.			

#### 7.5.1.13 Bus Undervoltage Threshold (BUVL) Register (Address = Fh) [reset = 0h]

The BUVL register is shown in Table 7-19.

Return to the Summary Table.

#### Table 7-19. BUVL Register Field Descriptions

Bit	Field Type		Reset	,		
15	Reserved	R	0h	Reserved. Always reads 0.		
14-0	BUVL	R/W		Sets the threshold for comparison of the value to detect Bus Undervoltage (undervoltage protection). Unsigned representation, positive value only. Conversion factor: 3.125 mV/LSB.		



## 7.5.1.14 Temperature Over-Limit Threshold (TEMP\_LIMIT) Register (Address = 10h) [reset = 7FFFh]

The TEMP\_LIMIT register is shown in Table 7-20.

Return to the Summary Table.

### Table 7-20. TEMP\_LIMIT Register Field Descriptions

Bit	Field	Туре	Reset	Description			
15-4	TOL	R/W	7FFh	Sets the threshold for comparison of the value to detect over temperature measurements. Two's complement value. The value entered in this field compares directly against the value from the DIETEMP register to determine if an overtemperature condition exists. Conversion factor: 125 m°C/LSB.			
3-0	Reserved	R	0	Reserved, always reads 0			

## 7.5.1.15 Power Over-Limit Threshold (PWR\_LIMIT) Register (Address = 11h) [reset = FFFFh]

The PWR\_LIMIT register is shown in Table 7-21.

Return to the Summary Table.

#### Table 7-21. PWR\_LIMIT Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	POL	R/W	FFFFh	Sets the threshold for comparison of the value to detect power over- limit measurements. Unsigned representation, positive value only. The value entered in this field compares directly against the value from the POWER register to determine if an over-power condition exists. Conversion factor: 256 × Power LSB or 61.44 mW/LSB

## 7.5.1.16 Manufacturer ID (MANUFACTURER\_ID) Register (Address = 3Eh) [reset = 5449h]

The MANUFACTURER\_ID register is shown in Table 7-22.

Return to the Summary Table.

#### Table 7-22. MANUFACTURER\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	MANFID	R	5449h	Reads back TI in ASCII.



## 8 Device and Documentation Support

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.3 Trademarks

EZShunt<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision \* (July 2023) to Revision A (December 2023)


- Changed the data sheet status from Advanced Information to Production Mixed......

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Page





NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






## **EXAMPLE BOARD LAYOUT**

## REM0014B

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






## **EXAMPLE STENCIL DESIGN**

## **REM0014B**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
INA740BIREMR	ACTIVE	VQFN	REM	14	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	INA 740B	Samples
PINA740AIREMR	ACTIVE	VQFN	REM	14	5000	TBD	Call TI	Call TI	-40 to 125		Samples
PINA740BIREMR	ACTIVE	VQFN	REM	14	5000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## **REM0014B**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **REM0014B**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **REM0014B**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated