

## ISO724xC-Q1 High-Speed, Quad-Channel Digital Isolators

### 1 Features

- 25 Mbps Signaling Rate Options
  - Low Channel-to-Channel Output Skew; 1ns Maximum
  - Low Pulse-Width Distortion (PWD); 2ns Maximum
  - Low Jitter Content; 1ns Typ at 25Mbps
- Selectable Default Output (ISO7240CF)
- > 25-Year Life at Rated Working Voltage (See [Insulation Characteristics Curves](#))
- 4-kV ESD Protection
- Operates With 3.3V or 5V Supplies
- –40°C to +125°C Operating Temperature Range
- [Safety-Related Certifications](#):
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 component recognition program
  - IEC 61010-1, IEC 62368-1 certifications

### 2 Applications

- [Factory Automation](#)
  - Modbus
  - Profibus™
  - DeviceNet™ Data Buses
- [Computer Peripheral Interface](#)
- [Servo Control Interface](#)
- [Data Acquisition](#)

### 3 Description

The ISO7240CF-Q1, ISO7241C-Q1, and ISO7242C-Q1 devices are quad-channel digital isolators with multiple channel configurations and output-enable functions. These devices have logic-input and logic-output buffers separated by Texas Instrument's silicon-dioxide (SiO<sub>2</sub>) isolation barrier. Used in conjunction with isolated power supplies, these devices help block high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

The ISO7240C-Q1 family of devices has all four channels in the same direction. The ISO7241C-Q1 family of devices has three channels in the same direction and one channel in the opposition direction. The ISO7242C-Q1 family of devices has two channels in each direction.

The devices with the C suffix (C option) have TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device. The devices with the M suffix (M option) have CMOS  $V_{CC}/2$  input thresholds and do not have the input noise filter or the additional propagation delay.

The ISO7240CF device has an input disable function on pin 7, and a selectable high or low failsafe-output function with the CTRL pin (pin 10). The failsafe output is a logic high when a logic high is placed on the CTRL pin or the pin is left unconnected. If a logic low signal is applied to the CTRL pin, the failsafe output becomes a logic-low output state. The input disable function of the ISO7240CF device prevents data from being passed across the isolation barrier to the output. When the inputs are disabled or  $V_{CC1}$  is powered down, the outputs are set by the CTRL pin.

These devices can be powered from 3.3V or 5V supplies on either side, in any combination. The signal input pins are 5V tolerant regardless of the voltage supply level that is used.


These devices are characterized for operation over the ambient temperature range of –40°C to +125°C.



### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)	PACKAGE SIZE <sup>(2)</sup>
ISO7240CF-Q1	DW (SOIC, 16)	10.30mm × 7.50mm	10.30mm × 10.30mm
ISO7241C-Q1			
ISO7242C-Q1			

- (1) For all available packages, see the orderable addendum at the end of the data sheet.  
 (2) The package size (length × width) is a nominal value and includes pins, where applicable.



$V_{CCI}$  and  $GNDI$  are supply and ground connections respectively for the input channels.  
 $V_{CCO}$  and  $GNDO$  are supply and ground connections respectively for the output channels.

### Simplified Schematic

## Table of Contents

<b>1 Features</b> .....	1	5.16 Switching Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V Operation.....	12
<b>2 Applications</b> .....	1	5.17 Insulation Characteristics Curves.....	13
<b>3 Description</b> .....	1	5.18 Typical Characteristic.....	14
<b>4 Pin Configurations and Functions</b> .....	4	<b>6 Parameter Measurement Information</b> .....	16
<b>5 Specifications</b> .....	5	<b>7 Detailed Description</b> .....	19
5.1 Absolute Maximum Ratings.....	5	7.1 Overview.....	19
5.2 ESD Ratings.....	5	7.2 Functional Block Diagram.....	19
5.3 Recommended Operating Conditions.....	5	7.3 Feature Description.....	20
5.4 Thermal Characteristics.....	5	7.4 Device Functional Modes.....	20
5.5 Power Ratings.....	5	<b>8 Application and Implementation</b> .....	21
5.6 Safety-Related Certifications.....	6	8.1 Application Information.....	21
5.7 Safety Limiting Values.....	6	8.2 Typical Application.....	21
5.8 Insulation Specifications.....	6	8.3 Power Supply Recommendations.....	25
5.9 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5-V Operation.....	7	8.4 Layout.....	25
5.10 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V Operation.....	8	<b>9 Device and Documentation Support</b> .....	27
5.11 Electrical Characteristics: $V_{CC1}$ at 3.3-V, $V_{CC2}$ at 5-V Operation.....	9	9.1 Documentation Support.....	27
5.12 Electrical Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V Operation.....	10	9.2 Receiving Notification of Documentation Updates.....	27
5.13 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3-V Operation.....	11	9.3 Support Resources.....	27
5.14 Switching Characterstics: $V_{CC1}$ and $V_{CC2}$ at 5-V Operation.....	11	9.4 Trademarks.....	27
5.15 Switching Characteristics: $V_{CC1}$ at 3.3-V and $V_{CC2}$ at 5-V Operation.....	12	9.5 Electrostatic Discharge Caution.....	27
		9.6 Glossary.....	27
		<b>10 Revision History</b> .....	27
		<b>11 Mechanical, Packaging, and Orderable Information</b> .....	28

## 4 Pin Configurations and Functions




Figure 4-1. ISO7240CF-Q1 DW Package 16-Pin SOIC Top View




Figure 4-2. ISO7241C-Q1 DW Package 16-Pin SOIC Top View




Figure 4-3. ISO7242C-Q1 DW Package 16-Pin SOIC Top View

Table 4-1. Pin Functions

NAME	PIN			Type <sup>(1)</sup>	DESCRIPTION
	ISO7240CF-Q1	ISO7241C-Q1	ISO7242C-Q1		
CTRL	10	—	—	I	Failsafe output control. Output state is determined by CTRL pin when DISABLE is high or V <sub>CC1</sub> is powered down. Output is high when CTRL is high or open and low when CTRL is low.
DISABLE	7	—	—	I	Input disable. All input pins are disabled when DISABLE is high and enabled when DISABLE is low or open.
EN	—	—	—	I	Output enable. All output pins are enabled when EN is high or open and disabled when EN is low.
EN <sub>1</sub>	—	7	7	I	Output enable 1. Output pins on side 1 are enabled when EN <sub>1</sub> is high or open and disabled when EN <sub>1</sub> is low.
EN <sub>2</sub>	—	10	10	I	Output enable 2. Output pins on side-2 are enabled when EN <sub>2</sub> is high or open and disabled when EN <sub>2</sub> is low.
GND1	2, 8	2, 8	2, 8	—	Ground connection for V <sub>CC1</sub>
GND2	9, 15	9, 15	9, 15	—	Ground connection for V <sub>CC2</sub>
IN <sub>A</sub>	3	3	3	I	Input, channel A
IN <sub>B</sub>	4	4	4	I	Input, channel B
IN <sub>C</sub>	5	5	12	I	Input, channel C
IN <sub>D</sub>	6	11	11	I	Input, channel D
NC	—	—	—	—	No Connect pins are floating with no internal connection
OUT <sub>A</sub>	14	14	14	O	Output, channel A
OUT <sub>B</sub>	13	13	13	O	Output, channel B
OUT <sub>C</sub>	12	12	5	O	Output, channel C
OUT <sub>D</sub>	11	6	6	O	Output, channel D
V <sub>CC1</sub>	1	1	1	—	Power supply, V <sub>CC1</sub>
V <sub>CC2</sub>	16	16	16	—	Power supply, V <sub>CC2</sub>

(1) I = Input; O = Output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

See<sup>(1)</sup>

			VALUE	UNIT	
V <sub>CC</sub>	Supply voltage <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		-0.5 to 6	V	
V <sub>I</sub>	Voltage at IN, OUT, EN, DISABLE, CTRL		-0.5 to 6	V	
ESD	Electrostatic discharge	Human-Body Model	All pins	±4	kV
		Field-Induced-Charged Device Model		±1	
T <sub>J</sub>	Maximum junction temperature		150	°C	

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	1000	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>	3.15		5.5	V
I <sub>OH</sub>	High-level output current			4	mA
I <sub>OL</sub>	Low-level output current	-4			mA
t <sub>ui</sub>	Input pulse width	40			ns
1/t <sub>ui</sub>	Signaling rate	0	30 <sup>(1)</sup>	25	Mbps
V <sub>IH</sub>	High-level input voltage (IN, DISABLE, CTRL, EN)	2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage (IN, DISABLE, CTRL, EN)	0		0.8	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C
H	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

- Typical value at room temperature and well-regulated power supply.
- For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

### 5.4 Thermal Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ <sub>JA</sub>	Junction-to-air	Low-K Thermal Resistance <sup>(1)</sup>		168		°C/W
		High-K Thermal Resistance		68.6		
θ <sub>JB</sub>	Junction-to-Board Thermal Resistance			33.5		°C/W
θ <sub>JC</sub>	Junction-to-Case Thermal Resistance			33.9		°C/W

- Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

### 5.5 Power Ratings

V<sub>CC1</sub> = V<sub>CC2</sub> = 5.5 V, T<sub>J</sub> = 150C, C<sub>L</sub> = 15 pF, Input a 25-Mbps 50% duty cycle square wave

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Device power dissipation, ISO724xC				220	mW

## 5.6 Safety-Related Certifications

VDE	CSA	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program
Certificate planned	Certificate planned	Certificate planned

## 5.7 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	R <sub>θJA</sub> = 212°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 170°C, T <sub>A</sub> = 25°C, see <a href="#">Thermal Characteristics</a>			124	mA
		R <sub>θJA</sub> = 212°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 170°C, T <sub>A</sub> = 25°C, see <a href="#">Thermal Characteristics</a>			190	
T <sub>S</sub>	Safety temperature				150	°C

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air [thermal resistance](#) in the table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

## 5.8 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
<b>GENERAL</b>				
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	4	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	400	V
	Material group		II	
	Overvoltage category	Rated mains voltage ≤150 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤300 V <sub>RMS</sub>	I-III	
		Rated mains voltage ≤400 V <sub>RMS</sub>	I-II	
DIN EN IEC 60747-17 (VDE 0884-17):BASIC				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V <sub>PK</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 s (qualification), t = 1 s (100% production)	4000	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(3)</sup>	Method a: After I/O safety test subgroup 2/3. V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub>	≤5	pC
		Method a: After environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.3 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s,	≤5	
		Method b1: At routine test (100% production) V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.5 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s,	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(4)</sup>	V <sub>I</sub> = 0.4 sin(2πft), f = 1 MHz	1	pF
R <sub>IO</sub>	Isolation resistance, input to output <sup>(4)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
<b>UL 1577</b>				

PARAMETER		TEST CONDITIONS	VALUE	UNIT
V <sub>ISO</sub>	Withstand isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> = 2500 V <sub>RMS</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> = 3000 V <sub>RMS</sub> , t = 1 s (100% production)	2500	V <sub>RMS</sub>

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- Apparent charge is electrical discharge caused by a partial discharge (pd).
- All pins on each side of the barrier tied together creating a two-terminal device

## 5.9 Electrical Characteristics: V<sub>CC1</sub> and V<sub>CC2</sub> at 5-V Operation

, over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
I <sub>CC1</sub>	ISO7240CF	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>2</sub> at 3 V	1	3	mA
		25 Mbps		7	10.5	
	ISO7241C	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	6.5	11	mA
		25 Mbps		12	18	
	ISO7242C	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	10	16	mA
		25 Mbps		15	24	
I <sub>CC2</sub>	ISO7240CF	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>2</sub> at 3 V	15	22	mA
		25 Mbps		17	25	
	ISO7241C	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	13	20	mA
		25 Mbps		18	28	
	ISO7242C	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	10	16	mA
		25 Mbps		15	24	
<b>ELECTRICAL CHARACTERISTICS</b>						
I <sub>OFF</sub>	Sleep mode output current	EN at 0 V, Single channel	0		μA	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>CC</sub> - 0.8		V	
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA	0.4		V	
		I <sub>OL</sub> = 20 μA	0.1			
V <sub>I(HYS)</sub>	Input voltage hysteresis		150		mV	
I <sub>IH</sub>	High-level input current	IN from 0 V to V <sub>CC</sub>	10		μA	
I <sub>IL</sub>	Low-level input current		-10			
C <sub>1</sub>	Input capacitance to ground	IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin(2πft), f=2MHz	2		pF	
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V; <a href="#">Figure 6-5</a>	25	50	kV/μs	

- For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V. For the 3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

### 5.10 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V Operation

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>							
$I_{CC1}$	ISO7240CF	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>2</sub> at 3 V	0.5	1.2		mA
		25 Mbps		3	5		
	ISO7241C	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	4	7		mA
		25 Mbps		6.5	11		
	ISO7242C	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	6	10		
		25 Mbps		9	14		
$I_{CC2}$	ISO7240CF	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>2</sub> at 3 V	9.5	15		mA
		25 Mbps		10.5	17		
	ISO7241C	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	8	13		mA
		25 Mbps		11.5	18		
	ISO7242C	Quiescent	$V_1 = V_{CC}$ or 0 V, all channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	6	10		
		25 Mbps		9	14		
<b>ELECTRICAL CHARACTERISTICS</b>							
$I_{OFF}$	Sleep mode output current	EN at 0 V, single channel		0			μA
$V_{OH}$	High-level output voltage	$I_{OH} = -4$ mA		$V_{CC} - 0.4$			V
		$I_{OH} = -20$ μA		$V_{CC} - 0.1$			
$V_{OL}$	Low-level output voltage	$I_{OL} = 4$ mA		0.4			V
		$I_{OL} = 20$ μA		0.1			
$V_{I(HYS)}$	Input voltage hysteresis			150			mV
$I_{IH}$	High-level input current	IN from 0 V or $V_{CC}$		10			μA
$I_{IL}$	Low-level input current					-10	
$C_I$	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin(2\pi ft)$ , $f=2$ MHz		2			pF
CMTI	Common-mode transient immunity	$V_1 = V_{CC}$ or 0 V; <a href="#">Figure 6-5</a>		25	50		kV/μs

- (1) For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V.  
 For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.



### 5.11 Electrical Characteristics: $V_{CC1}$ at 3.3-V, $V_{CC2}$ at 5-V Operation

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>							
$I_{CC1}$	ISO7240CF	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>2</sub> at 3 V	0.5	1.2		mA
		25 Mbps		3	5		
	ISO7241C	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	4	7		mA
		25 Mbps		6.5	11		
	ISO7242C	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	6	10		mA
		25 Mbps		9	14		
$I_{CC2}$	ISO7240CF	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>2</sub> at 3 V	15	22		mA
		25 Mbps		17	25		
	ISO7241C	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	13	20		mA
		25 Mbps		18	28		
	ISO7242C	Quiescent	$V_I = V_{CC}$ or 0 V, All channels, no load, EN <sub>1</sub> at 3 V, EN <sub>2</sub> at 3 V	10	16		mA
		25 Mbps		15	24		
<b>ELECTRICAL CHARACTERISTICS</b>							
$I_{OFF}$	Sleep mode output current	EN at 0 V, Single channel		0			$\mu$ A
$V_{OH}$	High-level output voltage	$I_{OH} = -4$ mA	ISO7240	$V_{CC} - 0.4$			V
			ISO724x (5-V side)	$V_{CC} - 0.8$			
		$I_{OH} = -20$ $\mu$ A	$V_{CC} - 0.1$				
$V_{OL}$	Low-level output voltage	$I_{OL} = 4$ mA			0.4		V
		$I_{OL} = 20$ $\mu$ A			0.1		
$V_{I(HYS)}$	Input voltage hysteresis			150			mV
$I_{IH}$	High-level input current	IN from 0 V to $V_{CC}$				10	$\mu$ A
$I_{IL}$	Low-level input current			-10			
$C_1$	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin(2\pi ft)$ , $f=2$ MHz		2			pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V; <a href="#">Figure 6-5</a>		25	50		kV/ $\mu$ s

- (1) For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V.  
For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

## 5.12 Electrical Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>							
$I_{CC1}$	ISO7240CF	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, $EN_2$ at 3 V	1	3		mA
		25 Mbps		7	10.5		
	ISO7241C	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V	6.5	11		mA
		25 Mbps		12	18		
	ISO7242C	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V	10	16		mA
		25 Mbps		15	24		
$I_{CC2}$	ISO7240CF	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, $EN_2$ at 3 V	9.5	15		mA
		25 Mbps		10.5	17		
	ISO7241C	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V	8	13		mA
		25 Mbps		11.5	18		
	ISO7242C	Quiescent	$V_1 = V_{CC}$ or 0 V, All channels, no load, $EN_1$ at 3 V, $EN_2$ at 3 V	6	10		mA
		25 Mbps		9	14		
<b>ELECTRICAL CHARACTERISTICS</b>							
$I_{OFF}$	Sleep mode output current	EN at 0 V, Single channel		0			$\mu$ A
$V_{OH}$	High-level output voltage	$I_{OH} = -4$ mA	ISO7240	$V_{CC} - 0.4$			V
			ISO724x (5-V side)	$V_{CC} - 0.8$			
$V_{OL}$	Low-level output voltage	$I_{OL} = -20$ $\mu$ A		$V_{CC} - 0.1$			V
					0.4		
$V_{IH}$	Input voltage hysteresis	$I_{OL} = 4$ mA			0.1		mV
					150		
$I_{IH}$	High-level input current	$I_{OL} = 20$ $\mu$ A	IN from 0 V to $V_{CC}$		10		$\mu$ A
$I_{IL}$	Low-level input current			-10			
$C_I$	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin(2\pi ft)$ , $f=2$ MHz			2		pF
CMTI	Common-mode transient immunity	$V_1 = V_{CC}$ or 0 V; <a href="#">Figure 6-5</a>		25	50		kV/ $\mu$ s

- (1) For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V.  
 For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

### 5.13 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH}$ , $t_{PHL}$	Propagation delay	See Figure 6-1	25		56	ns	
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$				4		
$t_{sk(pp)}$	Part-to-part skew <sup>(2)</sup>				10	ns	
$t_{sk(o)}$	Channel-to-channel output skew <sup>(3)</sup>	ISO7240C, ISO7241C			3.5	ns	
		ISO7242C			4		
$t_r$	Output signal rise time	See Figure 6-1			2	ns	
$t_f$	Output signal fall time				2	ns	
$t_{PHZ}$	Propagation delay, high-level-to-high-impedance output	See Figure 6-2			15	25	ns
$t_{PZH}$	Propagation delay, high-impedance-to-high-level output				15	25	
$t_{PLZ}$	Propagation delay, low-level-to-high-impedance output				15	25	
$t_{PZL}$	Propagation delay, high-impedance-to-low-level output				15	25	
$t_{fs}$	Failsafe output delay time from input power loss	See Figure 6-3			18	$\mu$ s	
$t_{wake}$	Wake time from input disable	See Figure 6-4			15	$\mu$ s	

(1) Also referred to as pulse skew.

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

### 5.14 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH}$ , $t_{PHL}$	Propagation delay	See Figure 6-1	18		45	ns	
PWD	Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $				5		
$t_{sk(pp)}$	Part-to-part skew <sup>(2)</sup>				8	ns	
$t_{sk(o)}$	Channel-to-channel output skew <sup>(3)</sup>	ISO7240C, ISO7241C			3	ns	
		ISO7242C			4		
$t_r$	Output signal rise time	See Figure 6-1			2.4	ns	
$t_f$	Output signal fall time				2.3		
$t_{PHZ}$	Propagation delay, high-level-to-high-impedance output	See Figure 6-2			15	25	ns
$t_{PZH}$	Propagation delay, high-impedance-to-high-level output				15	25	
$t_{PLZ}$	Propagation delay, low-level-to-high-impedance output				15	25	
$t_{PZL}$	Propagation delay, high-impedance-to-low-level output				15	25	
$t_{fs}$	Failsafe output delay time from input power loss	See Figure 6-3			12	$\mu$ s	
$t_{wake}$	Wake time from input disable	See Figure 6-4			15	$\mu$ s	

(1) Also referred to as pulse skew.

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

### 5.15 Switching Characteristics: $V_{CC1}$ at 3.3-V and $V_{CC2}$ at 5-V Operation

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$	Propagation delay	See Figure 6-1	20		51	ns
PWD	Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $	See Figure 6-1			3	
					4	ns
$t_{sk(pp)}$	Part-to-part skew <sup>(2)</sup>				10	
$t_{sk(o)}$	Channel-to-channel output skew <sup>(3)</sup>	ISO7240C, ISO7241C			3	ns
		ISO7242C			4	
$t_r$	Output signal rise time	See Figure 6-1		2.4		ns
$t_f$	Output signal fall time			2.3		
$t_{PHZ}$	Propagation delay, high-level-to-high-impedance output	See Figure 6-2		15	25	ns
$t_{PZH}$	Propagation delay, high-impedance-to-high-level output			15	25	
$t_{PLZ}$	Propagation delay, low-level-to-high-impedance output			15	25	
$t_{PZL}$	Propagation delay, high-impedance-to-low-level output			15	25	
$t_{fs}$	Failsafe output delay time from input power loss	See Figure 6-3		12		$\mu$ s
$t_{wake}$	Wake time from input disable	See Figure 6-4		15		$\mu$ s

(1) Also known as pulse skew

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

### 5.16 Switching Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V Operation


over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$	Propagation delay	See Figure 6-1	20		50	ns
PWD <sup>(1)</sup>	See Figure 6-1	ISO7240C, ISO7241C			3	
		ISO7242C			4	ns
PWD	See Figure 6-1				3	
$t_{sk(pp)}$	Part-to-part skew <sup>(2)</sup>				10	ns
$t_r$	Output signal rise time	See Figure 6-1		2.4		ns
$t_f$	Output signal fall time			2.3		
$t_{PHZ}$	Propagation delay, high-level-to-high-impedance output	See Figure 6-2		15	25	ns
$t_{PZH}$	Propagation delay, high-impedance-to-high-level output			15	25	
$t_{PLZ}$	Propagation delay, low-level-to-high-impedance output			15	25	
$t_{PZL}$	Propagation delay, high-impedance-to-low-level output			15	25	
$t_{fs}$	Failsafe output delay time from input power loss	See Figure 6-3		18		$\mu$ s
$t_{wake}$	Wake time from input disable	See Figure 6-4		15		$\mu$ s

(1) Also known as pulse skew

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

### 5.17 Insulation Characteristics Curves



**Figure 5-1. Time Dependent Dielectric Breakdown Testing Results**

### 5.18 Typical Characteristic




Figure 5-2. ISO7240C RMS Supply Current vs Signaling Rate




Figure 5-3. ISO7241C RMS Supply Current vs Signaling Rate




Figure 5-4. ISO7242C RMS Supply Current vs Signaling Rate




Figure 5-5. Propagation Delay vs Free-Air Temperature




Figure 5-6. Input Voltage Threshold vs Free-Air Temperature




Figure 5-7.  $V_{CC1}$  Failsafe Threshold vs Free-Air Temperature

### 5.18 Typical Characteristic (continued)




Figure 5-8. High-Level Output Current vs High-Level Output Voltage






Figure 5-9. Low-Level Output Current vs Low-Level Output Voltage

## 6 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**Figure 6-1. Switching Characteristic Test Circuit and Voltage Waveforms**



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**Figure 6-2. Enable or Disable Propagation-Delay Time Test Circuit and Waveform**





A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**Figure 6-3. Failsafe Delay Time Test Circuit and Voltage Waveforms**



The test that yields the longest time is used in this data sheet.


- A. The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 50 \text{ kHz}$ , 50% duty cycle,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ ,  $Z_O = 50\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 6-4. Wake Time From Input Disable Test Circuit and Voltage Waveforms**



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 50 \text{ kHz}$ , 50% duty cycle,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ ,  $Z_0 = 50 \Omega$ .

**Figure 6-5. Common-Mode Transient Immunity Test Circuit and Voltage Waveform**



Copyright © 2016, Texas Instruments Incorporated

PRBS bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.


**Figure 6-6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform**

## 7 Detailed Description

### 7.1 Overview

The ISO724x-Q1 family of devices transmit digital data across a silicon dioxide based isolation barrier. The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

### 7.2 Functional Block Diagram



**Figure 7-1. Conceptual Block Diagram of a Digital Isolator**

### 7.3 Feature Description

The ISO724x-Q1 family of devices is available in multiple channel configurations and default output-state options to enable wide variety of application uses. [Table 7-1](#) lists these device features.

**Table 7-1. Device Features**

PRODUCT <sup>(1)</sup>	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION
ISO7240CF	25 Mbps	≈1.5 V (TTL)	4/0
ISO7241C	25 Mbps	≈1.5 V (TTL)	3/1
ISO7242C	25 Mbps	≈1.5 V (TTL)	2/2

(1) For the most current package and ordering information, see the [Section 11](#) section, or see the TI website at [www.ti.com](http://www.ti.com).


### 7.4 Device Functional Modes

List of ISO724x-Q1 functional modes.

**Table 7-2. Device Function Table ISO724x-Q1**

INPUT V <sub>CC</sub>	OUTPUT V <sub>CC</sub>	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
PU	PU	H	H or Open	H
		L	H or Open	L
		X	L	Z
		Open	H or Open	H
PD	PU	X	H or Open	H
PD	PU	X	L	Z
X	PD	X	X	Undetermined

#### 7.4.1 Device I/O Schematics



**Figure 7-2. Device I/O Schematics**

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 8.1 Application Information

The ISO724x-Q1 family of devices uses a single-ended TTL or CMOS-logic switching technology. The supply voltage range is from 3.15 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 8.2 Typical Application

#### 8.2.1 Isolated Data Acquisition System for Process Control

The ISO724x-Q1 family of devices can be used with Texas Instruments' precision analog-to-digital converter and mixed signal microcontroller to create an advanced isolated data acquisition system as shown in Figure 8-1.




Copyright © 2016, Texas Instruments Incorporated

**Figure 8-1. Isolated Data Acquisition System for Process Control**


#### 8.2.1.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO724x-Q1 family of devices only require two external bypass capacitors to operate.


### 8.2.1.2 Detailed Design Procedure




**Figure 8-2. ISO7240x-Q1 Typical Circuit Hook-Up**



**Figure 8-3. ISO7240CF-Q1 Typical Circuit Hook-Up**




**Figure 8-4. ISO7241x-Q1 Typical Circuit Hook-Up**



**Figure 8-5. ISO7242x-Q1 Typical Circuit Hook-Up**

### 8.2.2 Isolated SPI for an Analog Input Module with 16 Inputs

The ISO7241x-Q1 family of devices and several other components from Texas Instruments can be used to create an isolated SPI for an input module with 16 inputs.



**Figure 8-6. Isolated SPI for an Analog Input Module With 16 Inputs**

### 8.2.2.1 Design Requirements

See the [Design Requirements](#) in [Section 8.2.1](#).


### 8.2.2.2 Detailed Design Procedure

See the [Detailed Design Procedure](#) in [Section 8.2.1](#).

### 8.2.3 Isolated RS-232 Interface

Figure 8-7 shows a typical isolated RS-232 interface implementation.





**Figure 8-7. Isolated RS-232 Interface**

### 8.2.3.1 Design Requirements

See the [Design Requirements](#) in [Section 8.2.1](#).

### 8.2.3.2 Detailed Design Procedure

See the [Detailed Design Procedure](#) in [Section 8.2.1](#).

## 8.3 Power Supply Recommendations

To help provide reliable operation at data rates and supply voltages, a 0.1-µF bypass capacitor is recommended at input and output supply pins (VCC1 and VCC2). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501](#) device. For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501 Transformer Driver for Isolated Power Supplies](#).

## 8.4 Layout

### 8.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 8-8](#)). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.

- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to [Digital Isolator Design Guide](#).

#### 8.4.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 8.4.2 Layout Example




Figure 8-8. Recommended Layer Stack

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- [Digital Isolator Design Guide](#)
- [Isolation Glossary](#)

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.4 Trademarks

Profibus™ is a trademark of Profibus.

DeviceNet™ is a trademark of Open DeviceNet Vendors Association.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (November 2024) to Revision C (February 2025)</b>	<b>Page</b>
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	<b>1</b>

<b>Changes from Revision A (September 2011) to Revision B (November 2024)</b>	<b>Page</b>
• Updated reference from capacitive isolation to isolation barrier throughout the document.....	<b>1</b>
• Updated VDE V 0884-11 to DIN VDE 0884-17 throughout the document.....	<b>1</b>
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	<b>1</b>
• Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations.....	<b>5</b>
• Updated electrical and switching characteristics to match device performance.....	<b>7</b>
• Added the <i>Detailed Description</i> , <i>Overview</i> , <i>Feature Description</i> , <i>Functional Block Diagram</i> , and <i>Device Functional Modes</i> sections.....	<b>19</b>

- Added the *Typical Application*, *Power Supply Recommendations*, and *Layout* sections..... [21](#)
- 

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ISO7240CFQDWRQ1</a>	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7240CFQ
ISO7240CFQDWRQ1.Z	Active	Production	null (null)	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7240CFQ
<a href="#">ISO7241CQDWRQ1</a>	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7241CQ
ISO7241CQDWRQ1.Z	Active	Production	null (null)	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7241CQ
<a href="#">ISO7242CQDWRQ1</a>	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7242CQ
ISO7242CQDWRQ1.Z	Active	Production	null (null)	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7242CQ

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ISO7240CF-Q1, ISO7241C-Q1, ISO7242C-Q1 :**

- Catalog : [ISO7240CF](#), [ISO7241C](#), [ISO7242C](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240CFQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242CQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7240CFQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7241CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7242CQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0



## GENERIC PACKAGE VIEW

**DW 16**

**SOIC - 2.65 mm max height**

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A



# DW0016B

# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated