

## ISO742x Low-Power Dual Channel Digital Isolators

### 1 Features

- Signaling Rate > 50 Mbps
- Default Output 'High' and 'Low' Options
- Low Power Consumption: Typical  $I_{CC}$  per Channel (3.3-V Supplies):
  - ISO7420: 1.4 mA at 1 Mbps, 2.5 mA at 25 Mbps
  - ISO7421: 1.8 mA at 1 Mbps, 2.8 mA at 25 Mbps
- Low Propagation Delay: 7 ns Typical
- Low Pulse Skew: 200 ps Typical
- Wide  $T_A$  Range Specified:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 50-KV/ $\mu\text{s}$  Transient Immunity, Typical
- Isolation Barrier Life: > 25 Years
- Operates from 3-V to 5.5-V Supply Levels
- 3.3-V and 5-V Level Translation
- Narrow Body SOIC-8 Package
- Safety and Regulatory Approvals:
  - 4242  $V_{PK}$  Isolation per DIN V VDE V 0884-10 and DIN EN 61010-1
  - 2500  $V_{RMS}$  Isolation for 1 minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 Standards
  - CQC Certification per GB4943.1-2011

### 2 Applications

- Opto-Coupler Replacement in:
  - Industrial FieldBus
    - ProfiBus
    - ModBus
    - DeviceNet™ Data Buses
  - Servo Control Interface
  - Motor Control
  - Power Supplies
  - Battery Packs

### 3 Description

ISO742x provide galvanic isolation up to 2500  $V_{RMS}$  for 1 minute per UL and 4242  $V_{PK}$  per VDE. These devices have two isolated channels. Each channel has a logic input and output buffer separated by a silicon dioxide ( $\text{SiO}_2$ ) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging sensitive circuitry. ISO7420 has both channels in the same direction while ISO7421 has the two channels in opposite direction. In case of input power or signal loss, default output is 'low' for devices with suffix 'F' and 'high' for devices without suffix 'F'. ISO742x have no integrated noise filter and thus have fast propagation delays.


These devices have TTL input thresholds and operate from 3-V to 5.5-V supplies. All inputs are 5-V tolerant when supplied from a 3.3-V supply.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7420E	SOIC (8)	4.90 mm x 3.91 mm
ISO7420FE		
ISO7421E		
ISO7421FE		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic



$V_{CCI}$  and  $GNDI$  are supply and ground connections respectively for the input channels.

$V_{CCO}$  and  $GNDO$  are supply and ground connections respectively for the output channels.



## Table of Contents

<b>1 Features</b> .....	1	10% .....	11
<b>2 Applications</b> .....	1	6.14 Typical Characteristics .....	12
<b>3 Description</b> .....	1	<b>7 Parameter Measurement Information</b> .....	15
<b>4 Revision History</b> .....	2	<b>8 Detailed Description</b> .....	16
<b>5 Pin Configuration and Functions</b> .....	4	8.1 Overview .....	16
<b>6 Specifications</b> .....	5	8.2 Functional Block Diagram .....	16
6.1 Absolute Maximum Ratings .....	5	8.3 Feature Description .....	17
6.2 ESD Ratings .....	5	8.4 Device Functional Modes .....	20
6.3 Recommended Operating Conditions .....	5	<b>9 Applications and Implementation</b> .....	21
6.4 Thermal Information .....	5	9.1 Application Information .....	21
6.5 Electrical Characteristics: $V_{CC1}$ and $V_{CC2} = 5\text{ V} \pm 10\%$ .....	6	9.2 Typical Application .....	21
6.6 Electrical Characteristics: $V_{CC1} = 5\text{ V} \pm 10\%$ , $V_{CC2} = 3.3\text{ V} \pm 10\%$ .....	7	<b>10 Power Supply Recommendations</b> .....	24
6.7 Electrical Characteristics: $V_{CC1} = 3.3\text{ V} \pm 10\%$ , $V_{CC2} = 5\text{ V} \pm 10\%$ .....	8	<b>11 Layout</b> .....	25
6.8 Electrical Characteristics: $V_{CC1}$ and $V_{CC2} = 3.3\text{ V} \pm 10\%$ .....	9	11.1 Layout Guidelines .....	25
6.9 Power Dissipation Characteristics .....	9	11.2 Layout Example .....	25
6.10 Switching Characteristics: $V_{CC1}$ and $V_{CC2} = 5\text{ V} \pm 10\%$ .....	10	<b>12 Device and Documentation Support</b> .....	26
6.11 Switching Characteristics: $V_{CC1} = 5\text{ V} \pm 10\%$ , $V_{CC2} = 3.3\text{ V} \pm 10\%$ .....	10	12.1 Documentation Support .....	26
6.12 Switching Characteristics: $V_{CC1} = 3.3\text{ V} \pm 10\%$ , $V_{CC2} = 5\text{ V} \pm 10\%$ .....	11	12.2 Related Links .....	26
6.13 Switching Characteristics: $V_{CC1}$ and $V_{CC2} = 3.3\text{ V} \pm 10\%$ .....	11	12.3 Community Resources .....	26
		12.4 Trademarks .....	26
		12.5 Electrostatic Discharge Caution .....	26
		12.6 Glossary .....	26
		<b>13 Mechanical, Packaging, and Orderable Information</b> .....	26

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (January 2013) to Revision F	Page
• Changed the datasheet format to the new TI standard .....	1
• Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	1
• Deleted text from the Description: "CC-grade devices have integrated 10ns-filters for harsh environments where short noise pulses may be present at the device input pins." .....	1
• VDE standard changed to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 .....	1
• Deleted CC-grade from $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	10
• Deleted CC-grade from $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	10
• Deleted CC-grade from $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	11
• Deleted CC-grade from $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	11
• Changed the Available Options Table To the Feature Description table .....	17

Changes from Revision D (December 2011) to Revision E	Page
• Deleted devices ISO7420FCC and ISO7421FCC .....	1
• Changed the NOTE: text .....	17
• Added table Note to $V_{IORM}$ .....	18
• Changed Z to Undetermined for the OUTPUT OUTA, OUTB column of the FUNCTION TABLE .....	20



<b>Changes from Revision C (March 2011) to Revision D</b>	<b>Page</b>
• Changed SAFETY feature Bullet From: UL 1577 Approved; Other Approvals Pending To: All Agencies Approvals Completed .....	1
• Changed the REGULATORY INFORMATION table .....	18

<b>Changes from Revision B (January 2011) to Revision C</b>	<b>Page</b>
• Added devices ISO7420FCC and ISO7421FCC.....	1
• Changed Feature bullet To: Low Propagation Delay: 7 ns Typical (E-Grade).....	1
• Changed Feature bullet To: Low Pulse Skew: 200 Typical (E-Grade).....	1
• Changed the SAFETY and REGULATORY APPROVALS list.....	1
• Changed the data sheet DESCRIPTION.....	1
• Changed the Supply Current values for ISO7421x at 10, 25, and 50 Mbps.....	6
• Changed the Supply Current values for ISO7421x at 10, 25, and 50 Mbps.....	7
• Changed the Supply Current values for ISO7421x at 10, 25, and 50 Mbps.....	8
• Changed the Supply Current values for ISO7421x 25 and 50 Mbps.....	9
• Added CC-grade and valued to $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	10
• Added ISO7421x values for Pulse width distortion, Channel-to-channel output skew time, and Part-to-part skew time ....	10
• Added CC-grade and valued to $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	10
• Added ISO7421x values for Pulse width distortion and Channel-to-channel output skew time.....	10
• Added CC-grade and valued to $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	11
• Added CC-grade and valued to $t_{PLH}$ , $t_{PHL}$ in the Switching Characteristics table .....	11
• Added graphs <a href="#">Figure 5</a> , <a href="#">Figure 6</a> , <a href="#">Figure 7</a> , and <a href="#">Figure 8</a> .....	12
• Added graphs <a href="#">Figure 14</a> and <a href="#">Figure 15</a> .....	13
• Changed Note 1 <a href="#">Figure 16</a> .....	15
• Changed <a href="#">Figure 17</a> .....	15
• Changed the Available Options Table.....	17
• Changed Isolation resistance test conditions .....	17
• Changed the values of $V_{IORM}$ and $V_{PR}$ in the INSULATION CHARACTERISTICS table .....	18
• Changed the value of $V_{IOTM}$ in the INSULATION CHARACTERISTICS table From: 4000 To: 4242 .....	18
• Changed <a href="#">Figure 21</a> .....	19
• Changed PU to X in the last row of the FUNCTION TABLE.....	20
• Added section: SUPPLY CURRENT EQUATIONS.....	22

<b>Changes from Revision A (December 2010) to Revision B</b>	<b>Page</b>
• Changed Feature bullet From: ISO7421: TBDmA at 1Mbps, TBDmA at 25Mbps To: ISO7421: 1.8mA at 1Mbps, 2.8mA at 25Mbps .....	1
• Updated the ISO7421x Supply Current values for $V_{CC1}$ and $V_{CC2} = 5V$ .....	6
• Updated the ISO7421x Supply Current values for $V_{CC1} = 5V$ and $V_{CC2} = 3.3V$ .....	7
• Updated the ISO7421x Supply Current values for $V_{CC1} = 3.3V$ and $V_{CC2} = 5V$ .....	8
• Updated the ISO7421x Supply Current values for $V_{CC1}$ and $V_{CC2} = 3.3V$ .....	9

<b>Changes from Original (December 2010) to Revision A</b>	<b>Page</b>
• Changed the Max values for Supply current for $V_{CC1}$ and $V_{CC2}$ , $C_L = 15pF$ .....	9

## 5 Pin Configuration and Functions



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	ISO7420x	ISO7421x		
INA	2	7	I	Input, channel A
INB	3	3	I	Input, channel B
GND1	4	4	–	Ground connection for $V_{CC1}$
GND2	5	5	–	Ground connection for $V_{CC2}$
OUTA	7	2	O	Output, channel A
OUTB	6	6	O	Output, channel B
$V_{CC1}$	1	1	–	Power supply, $V_{CC1}$
$V_{CC2}$	8	8	–	Power supply, $V_{CC2}$

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>	-0.5	6	V
V <sub>I</sub>	Voltage at IN, OUT	-0.5	V <sub>CC</sub> + 0.5 <sup>(3)</sup>	V
I <sub>O</sub>	Output current		±15	mA
V <sub>SRG</sub>	Maximum surge immunity - Supports IEC 61000-4-5		4000	V <sub>PK</sub>
T <sub>J(Max)</sub>	Maximum junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	
Machine model (MM) ANSI/ESDS5.2-1996	±200		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	3.0		5.5	V
I <sub>OH</sub>	High-level output current	-4			mA
I <sub>OL</sub>	Low-level output current			4	mA
V <sub>IH</sub>	High-level input voltage	2		5.5	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
t <sub>ui</sub>	Input pulse duration	20			ns
1 / t <sub>ui</sub>	Signaling rate	0		50 <sup>(1)</sup>	Mbps
T <sub>J</sub> <sup>(2)</sup>	Junction temperature	-40		136	°C
T <sub>A</sub>	Ambient Temperature	-40	25	125	°C

- (1) Under typical conditions, these devices are capable of signaling rate > 150 Mbps.
- (2) To maintain the recommended operating conditions for T<sub>J</sub>, see the [Thermal Information](#) table.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ISO742x	UNIT	
		D (SOIC)		
		8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	Low-K board	212	°C/W
		High-K board	116.6	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		71.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance		57.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter		28.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter		56.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

**6.5 Electrical Characteristics:  $V_{CC1}$  and  $V_{CC2} = 5\text{ V} \pm 10\%$** 
 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ ; see Figure 16.		$V_{CCO}^{(1)} - 0.8$	4.6		V
		$I_{OH} = -20\ \mu\text{A}$ ; see Figure 16.		$V_{CCO} - 0.1$	5		
$V_{OL}$	Low-level output voltage	$I_{OL} = 4\text{ mA}$ ; see Figure 16.			0.2	0.4	V
		$I_{OL} = 20\ \mu\text{A}$ ; see Figure 16.			0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
$I_{IH}$	High-level input current	INx at 0 V or $V_{CC1}^{(1)}$				10	$\mu\text{A}$
$I_{IL}$	Low-level input current				-10		$\mu\text{A}$
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V; see Figure 18.		25	50		kV/ $\mu\text{s}$
<b>SUPPLY CURRENT (ALL INPUTS SWITCHING WITH SQUARE WAVE CLOCK SIGNAL FOR DYNAMIC <math>I_{CC}</math> MEASUREMENT)</b>							
<b>ISO7420x</b>							
$I_{CC1}$	Supply current for $V_{CC1}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CC1}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		0.4	0.8	mA
$I_{CC2}$					3.4	5	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		0.6	1	
$I_{CC2}$					4.5	6	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		1	1.5	
$I_{CC2}$					6.2	8	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		1.7	2.5	
$I_{CC2}$					9	12	
<b>ISO7421x</b>							
$I_{CC1}$	Supply current for $V_{CC1}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CC1}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		2.3	3.6	mA
$I_{CC2}$					2.3	3.6	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		2.9	4.5	
$I_{CC2}$					2.9	4.5	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		4.3	6	
$I_{CC2}$					4.3	6	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		6	8.5	
$I_{CC2}$					6	8.5	

 (1)  $V_{CC1}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$

**6.6 Electrical Characteristics:  $V_{CC1} = 5\text{ V} \pm 10\%$ ,  $V_{CC2} = 3.3\text{ V} \pm 10\%$** 
 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ ; see Figure 16.	ISO7421x (5-V side)	$V_{CC1} - 0.8$	4.6		V
			ISO7420x/7421x (3.3-V side)	$V_{CC2} - 0.4$	3		
		$I_{OH} = -20\text{ }\mu\text{A}$ ; see Figure 16;	ISO7421x (5-V side)	$V_{CC1} - 0.1$	5		
			ISO7420x/7421x (3.3-V side)	$V_{CC2} - 0.1$	3.3		
$V_{OL}$	Low-level output voltage	$I_{OL} = 4\text{ mA}$ ; see Figure 16.			0.2	0.4	V
		$I_{OL} = 20\text{ }\mu\text{A}$ ; see Figure 16.			0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
$I_{IH}$	High-level input current	INx at 0 V or $V_{CC1}$				10	$\mu\text{A}$
$I_{IL}$	Low-level input current				-10		$\mu\text{A}$
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V; see Figure 18.		25	50		kV/ $\mu\text{s}$
<b>SUPPLY CURRENT (ALL INPUTS SWITCHING WITH SQUARE WAVE CLOCK SIGNAL FOR DYNAMIC <math>I_{CC}</math> MEASUREMENT)</b>							
<b>ISO7420x</b>							
$I_{CC1}$	Supply current for $V_{CC1}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CC1}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		0.4	0.8	mA
$I_{CC2}$					2.6	3.7	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		0.6	1	
$I_{CC2}$					3.3	4.3	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		1	1.5	
$I_{CC2}$					4.4	5.6	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		1.7	2.5	
$I_{CC2}$					6.2	7.5	
<b>ISO7421x</b>							
$I_{CC1}$	Supply current for $V_{CC1}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CC1}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		2.3	3.6	mA
$I_{CC2}$					1.8	2.8	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		2.9	4.5	
$I_{CC2}$					2.2	3.2	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		4.3	6	
$I_{CC2}$					2.8	4.1	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		6	8.5	
$I_{CC2}$					3.8	5.5	

**6.7 Electrical Characteristics:  $V_{CC1} = 3.3\text{ V} \pm 10\%$ ,  $V_{CC2} = 5\text{ V} \pm 10\%$** 
 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ ; see Figure 16.	ISO7421x (3.3-V side)	$V_{CC1} - 0.4$	3		V
			ISO7420x/7421x (5-V side)	$V_{CC2} - 0.8$	4.6		
		$I_{OH} = -20\text{ }\mu\text{A}$ ; see Figure 16	ISO7421x (3.3-V side)	$V_{CC1} - 0.1$	3.3		
			ISO7420x/7421x (5-V side)	$V_{CC2} - 0.1$	5		
$V_{OL}$	Low-level output voltage	$I_{OL} = 4\text{ mA}$ ; see Figure 16.			0.2	0.4	V
		$I_{OL} = 20\text{ }\mu\text{A}$ ; see Figure 16.			0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
$I_{IH}$	High-level input current	$I_{IN}$ at 0 V or $V_{CC1}$				10	$\mu\text{A}$
$I_{IL}$	Low-level input current				-10		$\mu\text{A}$
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V; see Figure 18.		25	50		kV/ $\mu\text{s}$
<b>SUPPLY CURRENT (ALL INPUTS SWITCHING WITH SQUARE WAVE CLOCK SIGNAL FOR DYNAMIC <math>I_{CC}</math> MEASUREMENT)</b>							
<b>ISO7420x</b>							
$I_{CC1}$	Supply current for $V_{CC1}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CC1}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		0.2	0.4	mA
$I_{CC2}$					3.4	5	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		0.4	0.6	
$I_{CC2}$					4.5	6	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		0.6	0.9	
$I_{CC2}$					6.2	8	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		1	1.3	
$I_{CC2}$					9	12	
<b>ISO7421x</b>							
$I_{CC1}$	Supply current for $V_{CC2}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CC1}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		1.8	2.8	mA
$I_{CC2}$					2.3	3.6	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		2.2	3.2	
$I_{CC2}$					2.9	4.5	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		2.8	4.1	
$I_{CC2}$					4.3	6	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		3.8	5.5	
$I_{CC2}$					6	8.5	



## 6.8 Electrical Characteristics: $V_{CC1}$ and $V_{CC2} = 3.3\text{ V} \pm 10\%$

 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ ; see <a href="#">Figure 16</a> .		$V_{CCO}^{(1)} - 0.4$	3		V
		$I_{OH} = -20\ \mu\text{A}$ ; see <a href="#">Figure 16</a> .		$V_{CCO} - 0.1$	3.3		
$V_{OL}$	Low-level output voltage	$I_{OL} = 4\text{ mA}$ ; see <a href="#">Figure 16</a> .			0.2	0.4	V
		$I_{OL} = 20\ \mu\text{A}$ ; see <a href="#">Figure 16</a> .			0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis				400		mV
$I_{IH}$	High-level input current	$I_{Nx}$ at 0 V or $V_{CCI}^{(1)}$				10	$\mu\text{A}$
$I_{IL}$	Low-level input current					-10	
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V; see <a href="#">Figure 18</a> .		25	50		kV/ $\mu\text{s}$
<b>SUPPLY CURRENT (ALL INPUTS SWITCHING WITH SQUARE WAVE CLOCK SIGNAL FOR DYNAMIC <math>I_{CC}</math> MEASUREMENT)</b>							
<b>ISO7420x</b>							
$I_{CC1}$	Supply current for $V_{CC1}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CCI}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		0.2	0.4	mA
$I_{CC2}$					2.6	3.7	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		0.4	0.6	
$I_{CC2}$					3.3	4.3	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		0.6	0.9	
$I_{CC2}$					4.4	5.6	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		1	1.3	
$I_{CC2}$					6.2	7.5	
<b>ISO7421x</b>							
$I_{CC1}$	Supply current for $V_{CC2}$ and $V_{CC2}$	DC to 1 Mbps	DC Input: $V_I = V_{CCI}$ or 0 V, AC Input: $C_L = 15\text{ pF}$		1.8	2.8	mA
$I_{CC2}$					1.8	2.8	
$I_{CC1}$		10 Mbps	$C_L = 15\text{ pF}$		2.2	3.2	
$I_{CC2}$					2.2	3.2	
$I_{CC1}$		25 Mbps	$C_L = 15\text{ pF}$		2.8	4.1	
$I_{CC2}$					2.8	4.1	
$I_{CC1}$		50 Mbps	$C_L = 15\text{ pF}$		3.8	5.5	
$I_{CC2}$					3.8	5.5	

 (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ 

## 6.9 Power Dissipation Characteristics

THERMAL METRIC			ISO742x	UNIT
			D (SOIC)	
			8 PINS	
$P_D$	Device power dissipation	$V_{CC1} = V_{CC2} = 5.5\text{ V}$ , $T_J = 150^\circ\text{C}$ , $C_L = 15\text{ pF}$ , Input a 100-Mbps 50% duty-cycle square wave	138	mW

## 6.10 Switching Characteristics: $V_{CC1}$ and $V_{CC2} = 5\text{ V} \pm 10\%$

 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$	Propagation delay time	See Figure 16.		7	11	ns
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $			0.2	3	ns
				0.3	3.7	
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	ISO7420x		0.3	1	ns
		ISO7421x		0.3	2	
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time	ISO7420x			3.7	ns
		ISO7421x			4.9	
$t_r$	Output signal rise time	See Figure 16.		1.8		ns
$t_f$	Output signal fall time			1.7		ns
$t_{fs}$	Fail-safe output delay time from input power loss	See Figure 17.		6		$\mu\text{s}$

- (1) Also known as pulse skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.11 Switching Characteristics: $V_{CC1} = 5\text{ V} \pm 10\%$ , $V_{CC2} = 3.3\text{ V} \pm 10\%$

 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$	Propagation delay time	See Figure 16.		8	13.5	ns
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $			0.3	3	ns
				0.5	5.6	
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	ISO7420x			1.5	ns
		ISO7421x		0.5	3	
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time	ISO7420x			5.4	ns
		ISO7421x			6.3	
$t_r$	Output signal rise time	See Figure 16.		2		ns
$t_f$	Output signal fall time			2		ns
$t_{fs}$	Fail-safe output delay time from input power loss	See Figure 17.		6		$\mu\text{s}$

- (1) Also known as pulse skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.12 Switching Characteristics: $V_{CC1} = 3.3\text{ V} \pm 10\%$ , $V_{CC2} = 5\text{ V} \pm 10\%$

 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$	Propagation delay time	ISO7420x		7.5	12	ns
		ISO7421x	See Figure 16.	7.5	14	
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $	ISO7420x		0.7	3	ns
		ISO7421x		0.7	3.6	
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	ISO7420x		0.5	1.5	ns
		ISO7421x		0.5	3	
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time	ISO7420x			4.6	ns
		ISO7421x			8.5	
$t_r$	Output signal rise time	See Figure 16.		1.7		ns
$t_f$	Output signal fall time			1.6		ns
$t_{fs}$	Fail-safe output delay time from input power loss	See Figure 17.		6		$\mu\text{s}$

- (1) Also known as pulse skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.13 Switching Characteristics: $V_{CC1}$ and $V_{CC2} = 3.3\text{ V} \pm 10\%$

 $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$	Propagation delay time	See Figure 16		8.5	14	ns
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $		ISO7420x and ISO7421x		0.5	2
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	ISO7420x		0.4	2	ns
		ISO7421x		0.4	3	
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time	ISO7420x			6.2	ns
		ISO7421x			6.8	
$t_r$	Output signal rise time	See Figure 16		2		ns
$t_f$	Output signal fall time			1.8		ns
$t_{fs}$	Fail-safe output delay time from input power loss	See Figure 17		6		$\mu\text{s}$

- (1) Also known as pulse skew.
- (2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

### 6.14 Typical Characteristics




Figure 1. ISO7420 Supply Current Per Channel vs Data Rate (No Load)




Figure 2. ISO7420 Supply Current Both Channels vs Data Rate (No Load)




Figure 3. ISO7420 Supply Current Per Channel vs Data Rate (15 pF Load)




Figure 4. ISO7420 Supply Current Both Channels vs Data Rate (15 pF Load)




Figure 5. ISO7421 Supply Current Per Channel vs Data Rate (No Load)






Figure 6. ISO7421 Supply Current Both Channels vs Data Rate (No Load)


**Typical Characteristics (continued)**




**Figure 7. ISO7421 Supply Current Per Channel vs Data Rate (15 pF Load)**




**Figure 8. ISO7421 Supply Current Both Channels vs Data Rate (15 pF Load)**




**Figure 9. Propagation Delay Time vs Free-Air Temperature**



**Figure 10. Propagation Delay Time vs Free-Air Temperature**



**Figure 11. Input V<sub>CC</sub> Fail-Safe Voltage Threshold vs Free-Air Temperature**



**Figure 12. High-Level Output Voltage vs High-Level Output Current**

Typical Characteristics (continued)




Figure 13. Low-Level Output Voltage vs Low-Level Output Current




Figure 14. ISO7420FE Output Jitter vs Data Rate






Figure 15. ISO7421FE Output Jitter vs Data Rate

## 7 Parameter Measurement Information




- (1) The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_o = 50 \Omega$ . At the input, a 50- $\Omega$  resistor is required to terminate the Input Generator signal. It is not needed in an actual application.
- (2)  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 16. Switching Characteristic Test Circuit and Voltage Waveforms**



- (1)  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 17. Fail-Safe Output Delay-Time Test Circuit and Voltage Waveforms**



- (1)  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 18. Common-Mode Transient Immunity Test Circuit**


## 8 Detailed Description

### 8.1 Overview

The isolator in [Figure 19](#) is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

### 8.2 Functional Block Diagram



**Figure 19. Conceptual Block Diagram of a Digital Capacitive Isolator**



### 8.3 Feature Description

ISO742x are available in multiple channel configurations and default output state options to enable wide variety of application uses.

PRODUCT	DATA RATE	DEFAULT OUTPUT	RATED T <sub>A</sub>	CHANNEL DIRECTION
ISO7420E	50 Mbps	High	–40°C to 125°C	Same
ISO7420FE		Low		
ISO7421E		High		Opposite
ISO7421FE		Low		

#### 8.3.1 Insulation and Safety-Related Specifications for D-8 Package

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	4			mm
L(I02)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	4			mm
CTI	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112	>400			V
	Minimum internal gap (internal clearance)	Distance through the insulation	0.014			mm
R <sub>IO</sub>	Isolation resistance, input to output <sup>(1)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>			Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ max	>10 <sup>11</sup>			Ω
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(1)</sup>	V <sub>IO</sub> = 0.4 sin (2πft), f = 1 MHz		1		pF
C <sub>I</sub>	Input capacitance <sup>(2)</sup>	V <sub>I</sub> = V <sub>CC</sub> /2 + 0.4 sin (2πft), f = 1 MHz, V <sub>CC</sub> = 5 V		1		pF

(1) All pins on each side of the barrier tied together creating a two-terminal device.

(2) Measured from input pin to ground.

#### NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

### 8.3.2 Insulation Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	SPECIFICATION	UNIT
<b>DIN V VDE V 0884-10 (VDE V 0884-10):2006-12</b>				
$V_{IORM}$	Maximum working isolation voltage		566	$V_{PEAK}$
$V_{PR}$	Input-to-output test voltage	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10$ s, Partial Discharge < 5 pC	906	$V_{PEAK}$
		Method b1, $V_{PR} = V_{IORM} \times 1.875$ , $t = 1$ s (100% Production test) Partial discharge < 5 pC	1062	
		After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$ , $t = 10$ s, Partial discharge < 5 pC	680	
$V_{IOTM}$	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM} = 4242 V_{PK}$ $t = 60$ sec (qualification) $t = 1$ sec (100% production)	4242	$V_{PEAK}$
$R_S$	Isolation resistance	$V_{IO} = 500$ V at $T_S = 150^\circ\text{C}$	$>10^9$	$\Omega$
	Pollution degree		2	
<b>UL 1577</b>				
$V_{ISO}$	Maximum withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500 V_{RMS}$ , $t = 60$ sec (qualification); $V_{TEST} = 1.2 \times V_{ISO} = 3000 V_{RMS}$ , $t = 1$ sec (100% production)	2500	$V_{RMS}$

(1) Climatic Classification 40/125/21

**Table 1. IEC 60664-1 Ratings Table**


PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
Installation classification	Rated mains voltage $\leq 150 V_{RMS}$	I–IV
	Rated mains voltage $\leq 300 V_{RMS}$	I–III

### 8.3.3 Regulatory Information

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011
Basic Insulation; Maximum Transient Isolation Voltage, 4242 $V_{PK}$ ; Maximum Working Isolation Voltage, 566 $V_{PK}$	2500 $V_{RMS}$ Isolation Rating; Basic insulation per CSA 60950-1-07+A1 and IEC 60950-1 2nd Ed+A1, 384 $V_{RMS}$ maximum working voltage; CSA 61010-1-04 and IEC 61010-1 2nd Ed, 300 $V_{RMS}$ maximum working voltage for basic insulation and 150 $V_{RMS}$ for reinforced insulation	Single Protection Isolation Voltage, 2500 $V_{RMS}$ <sup>(1)</sup>	Basic Insulation, Altitude $\leq 5000$ m, Tropical Climate, 250 $V_{RMS}$ maximum working voltage
Certificate number: 40016131	Master contract number: 220991	File number: E181974	Certificate number: CQC14001109540

 (1) Production tested  $\geq 3000 V_{RMS}$  for 1 second in accordance with UL 1577.

### 8.3.4 Life Expectancy vs Working Voltage



G001

Figure 20. Life Expectancy vs Working Voltage

### 8.3.5 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	$\theta_{JA} = 212^{\circ}\text{C/W}$ , $V_I = 5.5\text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $T_A = 25^{\circ}\text{C}$			107	mA
		$\theta_{JA} = 212^{\circ}\text{C/W}$ , $V_I = 3.6\text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $T_A = 25^{\circ}\text{C}$			164	
T <sub>S</sub>	Maximum safety temperature				150	$^{\circ}\text{C}$

The safety-limiting constraint is the absolute-maximum junction temperature specified in the [Absolute Maximum Ratings<sup>\(1\)</sup>](#) table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed in the JESD51-3, Low-Effective-Thermal-Conductivity Test Board for Leaded Surface-Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 21.  $\theta_{JC}$  Thermal Derating Curve per VDE

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.4 Device Functional Modes

Table 2. Functional Table<sup>(1)</sup>

V <sub>CCI</sub>	V <sub>CCO</sub>	INPUT INA, INB	OUTPUT OUTA, OUTB	
			ISO7420E / ISO7421E	ISO7420FE / ISO7421FE
PU	PU	H	H	H
		L	L	L
		Open	H <sup>(2)</sup>	L <sup>(3)</sup>
PD	PU	X	H <sup>(2)</sup>	L <sup>(3)</sup>
X	PD	X	Undetermined	Undetermined

- (1) V<sub>CCI</sub> = Input-side V<sub>CC</sub>; V<sub>CCO</sub> = Output-side V<sub>CC</sub>; PU = Powered up (V<sub>CC</sub> ≥ 3 V); PD = Powered down (V<sub>CC</sub> ≤ 2.1 V); X = Irrelevant; H = High level; L = Low level;
- (2) In fail-safe condition, output defaults to high level
- (3) In fail-safe condition, output defaults to low level

#### 8.4.1 Device I/O Schematic




Figure 22. Device I/O Schematics

## 9 Applications and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

ISO742x utilize single-ended TTL-logic switching technology. Its supply voltage range is from 3 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (i.e.  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 9.2 Typical Application

ISO7421 can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4-20 mA current loop.



**Figure 23. Isolated 4-20 mA Current Loop**

## Typical Application (continued)

### 9.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO742x only require two external bypass capacitors to operate.

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Maximum Supply Current Equations

(Calculated over recommended operating temperature range and Silicon process variation)

##### 9.2.2.1.1 ISO7420

At  $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$

$$I_{CC1}(\text{max}) = I_{CC1\_Q}(\text{max}) + 1.791 \times 10^{-2} \times f \quad (1)$$

$$I_{CC2}(\text{max}) = I_{CC2\_Q}(\text{max}) + 1.687 \times 10^{-2} \times f + 3.570 \times 10^{-3} \times f \times C_L \quad (2)$$

At  $V_{CC1} = V_{CC2} = 5V \pm 10\%$

$$I_{CC1}(\text{max}) = I_{CC1\_Q}(\text{max}) + 3.152 \times 10^{-2} \times f \quad (3)$$

$$I_{CC2}(\text{max}) = I_{CC2\_Q}(\text{max}) + 2.709 \times 10^{-2} \times f + 5.365 \times 10^{-3} \times f \times C_L \quad (4)$$

##### 9.2.2.1.2 ISO7421

At  $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$

$$I_{CC1}(\text{max}) = I_{CC1\_Q}(\text{max}) + 1.726 \times 10^{-2} \times f + 1.785 \times 10^{-3} \times f \times C_L \quad (5)$$

$$I_{CC2}(\text{max}) = I_{CC2\_Q}(\text{max}) + 1.726 \times 10^{-2} \times f + 1.785 \times 10^{-3} \times f \times C_L \quad (6)$$

At  $V_{CC1} = V_{CC2} = 5V \pm 10\%$

$$I_{CC1}(\text{max}) = I_{CC1\_Q}(\text{max}) + 2.920 \times 10^{-2} \times f + 2.682 \times 10^{-3} \times f \times C_L \quad (7)$$

$$I_{CC2}(\text{max}) = I_{CC2\_Q}(\text{max}) + 2.920 \times 10^{-2} \times f + 2.682 \times 10^{-3} \times f \times C_L \quad (8)$$

$I_{CC1\_Q}(\text{max})$  and  $I_{CC2\_Q}(\text{max})$  are equivalent to the maximum supply currents measured in mA under DC input conditions (provided in the specification tables of this data sheet);  $f$  is data rate in Mbps of both channels;  $C_L$  is the capacitive load in pF of both channels.  $I_{CC1}(\text{max})$  and  $I_{CC2}(\text{max})$  are measured in mA.

#### 9.2.2.2 Typical Supply Current Equations:

(Calculated over recommended operating temperature range and Silicon process variation)

##### 9.2.2.2.1 ISO7420

At  $V_{CC1} = V_{CC2} = 3.3V$

$$I_{CC1}(\text{typ}) = I_{CC1\_Q}(\text{typ}) + 1.528 \times 10^{-2} \times f \quad (9)$$

$$I_{CC2}(\text{typ}) = I_{CC2\_Q}(\text{typ}) + 1.637 \times 10^{-2} \times f + 3.275 \times 10^{-3} \times f \times C_L \quad (10)$$

At  $V_{CC1} = V_{CC2} = 5V$

$$I_{CC1}(\text{typ}) = I_{CC1\_Q}(\text{typ}) + 2.640 \times 10^{-2} \times f \quad (11)$$

$$I_{CC2}(\text{typ}) = I_{CC2\_Q}(\text{typ}) + 2.502 \times 10^{-2} \times f + 4.919 \times 10^{-3} \times f \times C_L \quad (12)$$

##### 9.2.2.2.2 ISO7421

At  $V_{CC1} = V_{CC2} = 3.3V$

$$I_{CC1}(\text{typ}) = I_{CC1\_Q}(\text{typ}) + 1.567 \times 10^{-2} \times f + 1.640 \times 10^{-3} \times f \times C_L \quad (13)$$

$$I_{CC2}(\text{typ}) = I_{CC2\_Q}(\text{typ}) + 1.567 \times 10^{-2} \times f + 1.640 \times 10^{-3} \times f \times C_L \quad (14)$$

At  $V_{CC1} = V_{CC2} = 5V$

$$I_{CC1}(\text{typ}) = I_{CC1\_Q}(\text{typ}) + 2.550 \times 10^{-2} \times f + 2.416 \times 10^{-3} \times f \times C_L \quad (15)$$

$$I_{CC2}(\text{typ}) = I_{CC2\_Q}(\text{typ}) + 2.550 \times 10^{-2} \times f + 2.461 \times 10^{-3} \times f \times C_L \quad (16)$$

Typical Application (continued)

$I_{CC1\_Q}$  (typ) and  $I_{CC2\_Q}$  (typ) are equivalent to the typical supply currents measured in mA under DC input conditions (provided in the specification tables of this data sheet);  $f$  is data rate in Mbps of each channel;  $C_L$  is the capacitive load in pF of each channel.  $I_{CC1}$ (typ) and  $I_{CC2}$ (typ) are measured in mA.




Figure 24. Typical ISO7420 Circuit Hookup




Figure 25. Typical ISO7421 Circuit Hookup

## Typical Application (continued)

### 9.2.3 Application Curves




Figure 26. ISO7420FE Typical Eye Diagram at 50 MBPS, 3.3 V Operation




Figure 27. ISO7420FE Typical Eye Diagram at 100 MBPS, 3.3 V Operation

## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1  $\mu\text{F}$  bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501](#) datasheet ([SLLSEA0](#)).



## 11 Layout

### 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 28](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.


If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note *Digital Isolator Design Guide*, [SLLA284](#).

#### 11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

### 11.2 Layout Example



**Figure 28. Recommended Layer Stack**

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- *SN6501 Transformer Driver for Isolated Power Supplies*, [SLLSEA0](#)
- *Isolation Glossary*, [SLLS353](#)

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7420E	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
ISO7420FE	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
ISO7421E	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
ISO7421FE	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

DeviceNet, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ISO7420ED</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7420
ISO7420ED.Z	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7420
<a href="#">ISO7420EDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7420
ISO7420EDR.Z	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7420
<a href="#">ISO7420FED</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7420F
ISO7420FED.Z	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7420F
<a href="#">ISO7420FEDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7420F
ISO7420FEDR.Z	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7420F
ISO7420FEDRG4.Z	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7420F
<a href="#">ISO7421ED</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7421
ISO7421ED.Z	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7421
<a href="#">ISO7421EDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7421
ISO7421EDR.Z	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SO7421
<a href="#">ISO7421FED</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7421F
ISO7421FED.Z	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7421F
<a href="#">ISO7421FEDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7421F
ISO7421FEDR.Z	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7421F

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

**(6) Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ISO7421E :**

- Automotive : [ISO7421E-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7420EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7420FEDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7421EDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7421FEDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7420EDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7420FEDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7421EDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7421FEDR	SOIC	D	8	2500	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO7420ED	D	SOIC	8	75	505.46	6.76	3810	4
ISO7420ED.Z	D	SOIC	8	75	505.46	6.76	3810	4
ISO7420FED	D	SOIC	8	75	505.46	6.76	3810	4
ISO7420FED.Z	D	SOIC	8	75	505.46	6.76	3810	4
ISO7421ED	D	SOIC	8	75	505.46	6.76	3810	4
ISO7421ED.Z	D	SOIC	8	75	505.46	6.76	3810	4
ISO7421FED	D	SOIC	8	75	505.46	6.76	3810	4
ISO7421FED.Z	D	SOIC	8	75	505.46	6.76	3810	4



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

## NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated