







ISOW7721 SLLSFP4 – JULY 2022

ISOW7721 Two-Channel Digital Isolator with Integrated Low-Emissions, Low-Noise DC-DC Converter

1 Features

- 100 Mbps data rate
- Integrated DC-DC converter with low-emissions, low-noise
 - Emissions optimized to meet CISPR 32 and EN 55032 Class B with >5 dB margin on 2 layer board
 - Low frequency power converter at 25 MHz enabling low noise performance
- Low output ripple: 24 mV
 High efficiency output power
 - Efficiency at max load: 46%
 - Up to 0.55-W output power
 - V_{ISOOUT} accuracy of ± 5%
 - 5 V to 5 V: Max available load current = 110 mA
 - 5 V to 3.3 V: Max available load current = 140 mA
 - 3.3 V to 3.3 V: Max available load current = 60 mA
- Support for multi-ISOW7721 chain to increase system power output to > 1-W and > 200 mA
- Independent power supply for channel isolator & power converter
 - Logic supply (V_{IO}): 1.71-V to 5.5-V
 - Power converter supply (V_{DD}): 3-V to 5.5-V
 - Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Reinforced and Basic isolation options
- High CMTI: 100-kV/µs (typical)
- Safety Related Certifications (Planned):
 - VDE reinforced and basic insulation per DIN VDE V 0884-11:2017-01
 - UL 1577 component recognition program
 - IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1-2011 certifications
- Extended temperature range: –40°C to +125°C
- 20-pin wide body SOIC package

2 Applications


- Factory automation
- Motor control
- Grid infrastructure
- Medical equipment
- Test and measurement

3 Description

The ISOW7721 device is a galvanically-isolated dual-channel digital isolator with an integrated highefficiency power converter with low emissions. The integrated DC-DC converter provides up to 550 mW of isolated power, eliminating the need for a separate isolated power supply in space-constrained isolation designs. If additional power is needed, the ISOW7721 supports multi-device chaining, increasing the integrated power output to > 1 W using two devices in a system.

Device Information

FEATURE	ISOW7721 ISOW7721F
Protection Level	Reinforced
Surge Test Voltage	10 kV _{PK}
Isolation Rating	5000 V _{RMS}
Working Voltage	1000 V _{RMS} / 1500 V _{PK}
Package	DFM (20)
Body Size (Nom)	12.83 mm × 7.5 mm



ISOW7721 Simplified Schematic



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Description (continued)	3
6 Pin Configuration and Functions	
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	
7.5 Power Ratings	
7.6 Insulation Specifications.	
7.7 Safety-Related Certifications	
7.8 Safety Limiting Values 7.9 Electrical Characteristics - Power Converter	
7.9 Electrical Characteristics - Power Converter 7.10 Supply Current Characteristics - Power	
Converter	12
7.11 Electrical Characteristics Channel Isolator -	12
V_{IO} , V_{ISOIN} = 5-V	13
7.12 Supply Current Characteristics Channel	
Isolator - V _{IO} , V _{ISOIN} = 5-V	13
7.13 Electrical Characteristics Channel Isolator -	
V _{IO} , V _{ISOIN} = 3.3-V	14
7.14 Supply Current Characteristics Channel	
Isolator - V _{IO} , V _{ISOIN} = 3.3-V	14
7.15 Electrical Characteristics Channel Isolator -	
V_{IO} , V_{ISOIN} = 2.5-V	15
7.16 Supply Current Characteristics Channel	
Isolator - V _{IO} , V _{ISOIN} = 2.5-V	15
7.17 Electrical Characteristics Channel Isolator -	
V _{IO} , V _{ISOIN} = 1.8-V	16

7.18 Supply Current Characteristics Channel	
Isolator - V _{IO} , V _{ISOIN} = 1.8-V	16
7.19 Switching Characteristics - 5-V Supply	
7.20 Switching Characteristics - 3.3-V Supply	.18
7.21 Switching Characteristics - 2.5-V Supply	. 19
7.22 Switching Characteristics - 1.8-V Supply	.20
7.23 Insulation Characteristics Curves	
7.24 Typical Characteristics	.22
8 Parameter Measurement Information	.27
9 Detailed Description	.29
9.1 Overview	.29
9.2 Functional Block Diagram	. 30
9.3 Feature Description	31
9.4 Device Functional Modes	
10 Application and Implementation	. 37
10.1 Application Information	
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	.42
12.1 Layout Guidelines	
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Device Support	
13.2 Documentation Support	
13.3 Receiving Notification of Documentation Updates.	.44
13.4 Support Resources	
13.5 Trademarks	
13.6 Electrostatic Discharge Caution	
13.7 Glossary	.44
14 Mechanical, Packaging, and Orderable	
Information	.45

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
July 2022	*	Initial release.



5 Description (continued)

The high-efficiency of the power converter allows for operation at a wide operating ambient temperature range of -40°C to +125°C. This device provides improved emissions performance, allowing for simplified board design and has provisions for ferrite beads to further attenuate emissions. The ISOW7721 has been designed with enhanced protection features in mind, including soft-start to limit inrush current, over-voltage and under-voltage lock out, overload and short-circuit protection, and thermal shutdown.

The ISOW7721 provide high electromagnetic immunity while isolating CMOS or LVCMOS digital I/Os. The signal-isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO_2) insulation barrier, whereas, power isolation uses on-chip transformers separated by thin film polymer as insulating material. The ISOW7721 has 1 forward channel and 1 reverse channel. If the input signal is lost, the default output is high for the ISOW7721 device without the F suffix and low for the ISOW7721F with the F suffix. The ISOW7721 can operate from a single supply voltage of 3 V to 5.5 V by connecting V_{IO} and V_{DD} together on a PCB. If lower logic levels are required, these devices support 1.71 V to 5.5 V logic supply (V_{IO}) that can be independent from the power converter supply (V_{DD}) of 3 V to 5.5 V. V_{ISOIN} and V_{ISOOUT} need to be connected on board with either a ferrite bead or fed through a LDO.

These devices help prevent noise currents on data buses, such as UART, RS-485, RS-232, and CAN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the device has been significantly enhanced to ease system-level ESD, EFT, surge and emissions compliance. The device is available in a 20-pin SOIC wide-body (SOIC-WB) DFM package.



6 Pin Configuration and Functions




Figure 6-1. ISOW7721 DFM Package 20-Pin SOIC Top View

Table 6-1. Pin Functions

PIN				
NAME	NO. I/O DESCRIPTION	DESCRIPTION		
NAME	ISOW7721			
EN_IO1	4	I	Output Enable 1: When EN_IO1 is high or open then the channel output pin on side 1 is enabled. When EN_IO1 is low then the channel output pin on side 1 is in a high impedance state and the transmitter of the channel input pin on side 1 is disabled.	
EN_IO2	17	I	Output Enable 2: When EN_IO2 is high or open then the channel output pin on side 2 is enabled. When EN_IO2 is low then the channel output pin on side 2 is in a high impedance state and the transmitter of the channel input pin on side 2 is disabled.	
GNDIO	6	_	Ground connection for V _{IO} . GND1 and GNDIO need to be shorted on board.	
GISOIN	15	-	Ground connection for V_{ISOIN} . GND2 and GISOIN pins can be shorted on board or connected through a ferrite bead. See the Layout Section for more information.	
GND1	10		Ground connection for V_{DD} . GND1 and GNDIO needs to be shorted on board.	
GND2	11	-	Ground connection for V_{ISOOUT} . GND2 and GISOIN pins can be shorted on board or connected through a ferrite bead. See the Layout Section for more information.	
INA	2	I	Input channel A	
INB	18	I	Input channel B	
сс	8	I/O	Multiple device pimary/secondary synchronization pin. When LF is set to GND1, CC is an output used to sync to an additional ISOW7721. When LF is set to V _{DD} , CC is an input. Connect the CC pin of the primary device to all the secondary devices. Leave CC floating if unused. See Multi-Device Chaining for Increased Power Output for more information.	
LF	7	I	Multiple device primary/secondary control logic. Connect the LF to GND1 when used as the primary device or to V _{DD} if used as the secondary device. Tie LF to GND1 if used as a standalone device when not chaining the power converters. See Multi-Device Chaining for Increased Power Output for more information.	
OUTA	19	0	Output channel A	
OUTB	3	0	Output channel B	



Table 6-1. Pin Functions (continued)

PIN				
NAME	NO.	I/O	DESCRIPTION	
NAME	ISOW7721			
EN	5	I/O	Power converter enable input pin: enables and disables the integrated DC-DC power converter. Connect directly to microcontroller or through a series current limiting resistor to use as an enable input pin. DC-DC power converter is enabled when EN is high to the V_{IO} voltage level and disabled when low at GND1 voltage level. See Section 9.3.3 for more information	
VSEL	13	I	V_{ISOOUT} selection pin. V_{ISOOUT} = 5 V when VSEL shorted to V_{ISOOUT} . V_{ISOOUT} = 3.3 V, when VSEL shorted to GND2. For more information see the Device Functional Modes.	
V _{IO}	1	_	Side 1 logic supply.	
V _{DD}	9	_	Side 1 DC-DC converter power supply.	
V _{ISOIN}	20	_	Side 2 supply voltage for isolation channels. $V_{\rm ISOIN}$ and $V_{\rm ISOOUT}$ pins can be shorted on board or connected through a ferrite bead. See Application and Implementation for more information.	
VISOOUT	12	-	Isolated power converter output voltage. V_{ISOIN} and V_{ISOOUT} pins can be shorted on board or connected through a ferrite bead. See Application and Implementation for more information.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
V _{DD}	Power converter supply voltage	-0.5	6	V
VISOIN	Isolated supply voltage, input supply for secondary side isolation channels	-0.5	6	V
V _{ISOOUT}	Isolated supply voltage, Power converter output VSEL shorted to GND2	-0.5	4	V
V _{ISOOUT}	Isolated supply voltage, Power converter output V_{SEL} shorted to V_{ISOOUT}	-0.5	6	V
V _{IO}	Primary side logic supply voltage	-0.5	6	V
V _{LF}	Voltage at LF	-0.5	6	V
	Voltage at INx, OUTx, EN_IOx ⁽³⁾	-0.5	V _{SI} + 0.5	V
V	Voltage at EN/FLT	-0.5	V _{SI} + 0.5	V
	Voltage at VSEL	-0.5	V _{ISOOUT} + 0.5	V
I _O	Maximum output current through data channels	-15	15	mA
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{DD}, V_{ISOIN} V_{ISOOUT}, and V_{IO} are with respect to the local ground pin (GND1 or GND2). All voltage values except differential I/O bus voltages are peak voltage values.

(3) V_{SI} = input side supply; Cannot exceed 6 V.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±3000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1500	v
		Contact discharge per IEC 61000-4-2 ⁽²⁾ Isolation barrier withstand test	±8000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.



7.3 Recommended Operating Conditions

Over recommended operating conditions, typical values are at VDD = V_{IO} = 3.3 V and T_A =25°C, GND1 = GNDIO, GND2 = GISOIN (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Power Conver	ter				· ·	
V/	Power converter supply	3.3 V operation	2.97	3.3	3.63	V
V _{DD}	voltage	5 V operation	4.5	5	5.5	V
V _{DD(UVLO+)}	Positive threshold when power converter supply is rising	Positive threshold when power converter supply is rising		2.7	2.95	V
V _{DD(UVLO-)}	Positive threshold when power converter supply is falling	Positive threshold when power converter supply is falling	2.40	2.55		V
V _{DD(HYS)}	Power converter supply voltage hysteresis	Power converter supply voltage hysteresis	0.15			V
Channel Isolat	ion				·	
V _{IO} , V _{ISOIN} ⁽³⁾	Channel logic supply voltage	1.8 V operation	1.71		1.89	V
VIO, VISOIN		2.5 V, 3.3 V, and 5 V operation	2.25		5.5	V
V _{IO(UVLO+)}	Rising threshold of logic supp	ly voltage		1.55	1.7	V
V _{IO(UVLO-)}	Falling threshold of logic supp	ly voltage	1.0	1.41		V
V _{IO(HYS)}	Logic supply voltage hysteres	is	75			mV
		V _{ISOIN} = 5 V	-4			mA
lau	High level output current ⁽¹⁾	V _{ISOIN} = 3.3 V	-2			mA
I _{ОН}		$V_{\rm ISOIN}$ = 2.5 V	-1			mA
		V _{ISOIN} = 1.8 V	-1			mA
		V _{ISOIN} = 5 V			4	mA
I	Low level output current ⁽¹⁾	V _{ISOIN} = 3.3 V			2	mA
l _{ol}		V _{ISOIN} = 2.5 V			1	mA
		V _{ISOIN} = 1.8 V			1	mA
V _{IH}	High-level input voltage ⁽²⁾		0.7 × V _{SI}		V _{SI}	V
V _{IL}	Low-level input voltage		0		$0.3 \times V_{SI}$	V
DR	Data rate				100	Mbps
PWRUP	Channel isolator ready after power up or EN/FLT high	$V_{\rm ISOIN} > V_{\rm IO(UVLO^+)}$		5		ms
T _A	Ambient temperature		-40		125	°C

(1) This current is for data output channel.

(2)

 V_{SI} = input side supply; V_{SO} = output side supply The channel outputs are in undetermined state when 1.89 V < V_{SI} < 2.25 V and 1.05 V < V_{SI} < 1.71 V (3)



7.4 Thermal Information

		ISOW7721		
	THERMAL METRIC ⁽¹⁾	DFM (SOIC)	UNIT	
		20 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	68.5	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	24.6	°C/W	
R _{θJB}	Junction-to-board thermal resistance	53.7	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	17.1	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	50.9	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Power Ratings

 $V_{DD} = V_{IO} = 5.5 \text{ V}, \text{ I}_{ISO} = 110 \text{ mA}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ T}_{A} \le 80^{\circ}\text{C}, \text{ C}_{L} = 15 \text{ pF}, \text{ input a 50-MHz 50\% duty-cycle square wave}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Maximum power dissipation (both sides)				1.48	W
P _{D1}	Maximum power dissipation (side-1)	V_{ISOIN} , I_{ISOOUT} = 100 mA, T_J = 150°C, $T_A \le 80$ °C, C_I = 15 pF, input a 50-MHz			0.74	W
P _{D2}	Maximum power dissipation (side-2)	50% duty-cycle square wave			0.74	W



7.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	AL			
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI	Distance through the inculation	Minimum internal gap (internal clearance – capacitive signal isolation)	> 17	
DTI	Distance through the insulation	Minimum internal gap (internal clearance – transformer power isolation)	>120	— μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN VDE	V 0884-11:2017-01 ⁽²⁾			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	1000	V _{RMS}
		DC voltage	1500	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$; t = 60 s (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$; t = 1 s (100% production)	7071	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ISOW7721 ⁽³⁾	Test method per IEC 62368-1, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} = 10000 V _{PK} (qualification)	6250	V _{PK}
		Method a, after input/output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС
		$ \begin{array}{l} \mbox{Method b1, at routine test (100\% production) and} \\ \mbox{preconditioning (type test), } V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \\ \mbox{s, } V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 \ \mbox{s} \end{array} $	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.4 \times \sin (2\pi ft), f = 1 MHz$	~3.5	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance ⁽⁵⁾	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V, T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		,		
V _{ISO(UL)}	Withstand isolation voltage		5000	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) ISOW77xx is suitable for *safe electrical insulation* and ISOW77xxB is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.



7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	τυν
Certified according to DIN VDE V 0884-11:2017-01	Certified according to IEC 62368-1, and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010/A1:2019 and EN 62368-1:2014
Reinforced insulation; Maximum transient isolation voltage, 7071 V _{PK} ; Maximum repetitive peak isolation voltage, 1500 V _{PK} ; Maximum surge isolation voltage, 6250 V _{PK} .	CSA 62368-1-19 and IEC 62368-1:2018 Ed. 3 and EN 62368-1:2020. (pollution degree 2, material group I) 600 V_{RMS} maximum working voltage; 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3+A1, 250 V_{RMS} maximum working voltage. Temperature rating is 90°C for reinforced insulation and 125°C for basic insulation; see certificate for details.	Single protection, 5000 V _{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage;	5000 V_{RMS} Reinforced insulation per EN 61010- 1:2010 up to working voltage of 600 V_{RMS} ; 5000 V_{RMS} Reinforced insulation per EN 62368-1:2014 up to working voltage of 600 V_{RMS} .
Certificate #: Pending Basic: Pending	Master Contract#: Pending	File #: Pending	Certificate #: Pending	Client ID: Pending

7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
	Safety input, output, or supply current ⁽¹⁾	$R_{\theta,JA} = 68.5^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$		332	mA
IS	Salety input, output, or supply current	$R_{\theta,JA} = 68.5^{\circ}C/W, V_{I} = 3.6 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$		507	
Ps	Safety input, output, or total power ⁽¹⁾	R _{θJA} = 68.5°C/W, T _J = 150°C, T _A = 25°C		1825	mW
Τ _S	Maximum safety temperature ⁽¹⁾			150	°C

(1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The Is and Ps parameters represent the safety current and safety power respectively. The maximum limits of Is and Ps should not be exceeded. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use the following equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device. $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



7.9 Electrical Characteristics - Power Converter

 V_{DD} = 5 V ±10% or 3.3 V ±10% and V_{ISOIN} power externally, GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD} = 5 V, V _I	_{SOOUT} = 5 V, V _{SEL} = V _{ISOOUT}	· · · · · · · · · · · · · · · · · · ·				
VISOOUT	Isolated supply voltage	External I _{ISOOUT} = 0 to 55 mA	4.75	5	5.25	V
VISOOUT	Isolated supply voltage	External I _{ISOOUT} = 0 to 110 mA	4.5	5	5.25	V
V _{ISOOUT(LINE})	DC line regulation	$I_{\rm ISOOUT}$ = 55 mA, $V_{\rm DD}$ = 4.5 V to 5.5 V	·	2		mV/V
V _{ISOOUT(LOA} D)	DC load regulation	I _{ISOOUT} = 0 to 110 mA		1%		
EFF	Efficiency at maximum load current ⁽¹⁾	$\label{eq:IsoOUT} \begin{array}{l} I_{\text{ISOOUT}} = 110 \text{ mA}, \ C_{\text{LOAD}} = 0.01 \ \mu\text{F} \mid\mid 10 \ \mu\text{F}; \\ V_{\text{I}} = V_{\text{DD}} \ (\text{ISOW772x}); \ V_{\text{I}} = 0 \ \text{V} \ (\text{ISOW772x}) \\ \text{with F suffix}. \end{array}$		46%		
V _{ISOOUT(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, C _{LOAD} = 0.01 μ F 20 μ F, I _{ISOOUT} = 110 mA	·	24		mV
I _{ISOOUT_SC}	DC current from V_{DD} supply under short circuit on V_{ISOOUT}	V _{ISOOUT} shorted to GND2		250		mA
$V_{DD} = 5 V, V_{I}$	_{SOOUT} = 3.3 V, V _{SEL} = GND2					
VISOOUT	Isolated supply voltage	External I _{ISOOUT} = 0 to 70 mA	3.135	3.3	3.465	V
VISOOUT	Isolated supply voltage	External I _{ISOOUT} = 0 to 140 mA	3.135	3.3	3.465	V
V _{ISOOUT(LINE})	DC line regulation	$I_{\rm ISOOUT}$ = 70 mA, $V_{\rm DD}$ = 4.5 V to 5.5 V		2		mV/V
V _{ISOOUT(LOA} D)	DC load regulation	I _{ISOOUT} = 0 to 140 mA		1%		
EFF	Efficiency at maximum load current ⁽¹⁾	$\label{eq:IISOUT} \begin{array}{l} I_{\text{ISOOUT}} = 140 \text{ mA}, \ C_{\text{LOAD}} = 0.01 \ \mu\text{F} \mid\mid 10 \ \mu\text{F}; \\ V_{\text{I}} = V_{\text{DD}} \ (\text{ISOW772x}); \ V_{\text{I}} = 0 \ \text{V} \ (\text{ISOW772x}) \\ \text{with F suffix}. \end{array}$		36%		
V _{ISOOUT(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth , C _{LOAD} = 0.01 μ F 20 μ F, I _{ISOOUT} = 110 mA		30		mV
I _{ISOOUT_SC}	DC current from V_{DD} supply under short circuit on V_{ISOOUT}	V _{ISOOUT} shorted to GND2	·	250		mA
V _{DD} = 3.3 V,	V _{ISOOUT} = 3.3 V, V _{SEL} = GND2	· · · · ·				
VISOOUT	Isolated supply voltage	External I _{ISOOUT} = 0 to 30 mA	3.135	3.3	3.465	V
VISOOUT	Isolated supply voltage	External I _{ISOOUT} = 0 to 60 mA	3.135	3.3	3.465	V
V _{ISOOUT(LINE})	DC line regulation	$I_{\rm ISOOUT}$ = 30 mA, $V_{\rm DD}$ = 3.0 V to 3.6 V	·	2		mV/V
V _{ISOOUT(LOA} D)	DC load regulation	I _{ISOOUT} = 0 to 60 mA		1%		
EFF	Efficiency at maximum load current ⁽¹⁾	$\label{eq:I_ISOOUT} \begin{array}{l} I_{\text{ISOOUT}} = 60 \text{ mA, } C_{\text{LOAD}} = 0.01 \ \mu\text{F} \parallel 10 \ \mu\text{F}; \\ V_{\text{I}} = V_{\text{DD}} \ (\text{ISOW772x}); \ V_{\text{I}} = 0 \ \text{V} \ (\text{ISOW772x}) \\ \text{with F suffix}. \end{array}$		43%		
V _{ISOOUT(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, C _{LOAD} = 0.01 μ F 20 μ F, I _{ISOOUT} = 60 mA		14		mV
I _{ISOOUT_SC}	DC current from V _{DD} supply under short circuit on V _{ISOOUT}	V _{ISOOUT} shorted to GND2		185		mA

(1) Power converter I_{LOAD} = current required to power the secondary side. I_{LOAD} does not take into account the channel isolator current. See Supply Current Characteristics Channel Isolator section for details.

7.10 Supply Current Characteristics - Power Converter

 V_{DD} = 5 V ±10% or 3.3 V ±10% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT	
Power Converter Disabled								
Power converter supply current	EN/FLT = GND1, V _{ISOOUT} = No I _{LOAD}		I _{DD}		0.28	0.45	mA	
Logic supply current	EN/FLT = GND1		I _{IO}		0.27	0.57	mA	
Power Converter Enabled								
	V _{DD} = 5 V, V _{SEL} = V _{ISOOUT}	I _{LOAD} = 55 mA			115	171	mA	
	V _{DD} = 5 V, V _{SEL} = V _{ISOOUT}	I _{LOAD} = 110 mA	_		225	316	mA	
Power converter supply	V _{DD} = 5 V, V _{SEL} = GND2	I _{LOAD} = 70 mA			127	169	mA	
current input	V _{DD} = 5 V, V _{SEL} = GND2	I _{LOAD} = 140 mA	DD		250	310	mA	
	V _{DD} = 3.3 V, V _{SEL} = GND2	I _{LOAD} = 30 mA			74	112	mA	
	V _{DD} = 3.3 V, V _{SEL} = GND2	I _{LOAD} = 60 mA			143	216	mA	
_	V _{DD} = 5 V	V _{SEL} = V _{ISOOUT}		110			mA	
Power converter output current ⁽¹⁾	V _{DD} = 5 V	V _{SEL} = GND2	IISOOUT	140			mA	
	V _{DD} = 3.3 V	V _{SEL} = GND2]	60			mA	

(1) I_{LOAD} does not take into account the channel isolator current. See Supply Current Characteristics Channel Isolator section for details.



7.11 Electrical Characteristics Channel Isolator - V_{IO}, V_{ISOIN} = 5-V V_{IO}, V_{ISOIN} = 5 V ±10% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Channel I	solation					
V _{ITH}	Input pin rising threshold				$0.7 \mathrm{~x~V_{SI}}$	V
V _{ITL}	Input pin falling threshold		0.3 x V _{SI}			V
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1 x V _{SI}			V
IIL	Low level input current	V _{IL} = 0 at INx	-25			μA
I _{IH}	High level input current	$V_{IH} = V_{SI}$ ⁽¹⁾ at INx			25	μA
V _{OH}	High level output voltage	I _O = -4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms	V _{SO} ⁽¹⁾ – 0.4			V
V _{OL}	Low level output voltage	I _O = 4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms			0.4	V
СМТІ	Common mode transient immunity	V _I = V _{SI} or 0 V, V _{CM} = 1000 V; see Common- Mode Transient Immunity Test Circuit	85	100		kV/us

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.12 Supply Current Characteristics Channel Isolator - V_{IO}, **V**_{ISOIN} = **5-V** V_{IO}, V_{ISOIN} = 5 V ±10% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT			
ISOW7721 Channel Supply	SOW7721 Channel Supply Current									
					3.5	6	mA			
Supply current - Disable	$V_{i} = 0 V (ISOW7721 with E suffix)$		IISOIN		3.5	5	mA			
			I _{DD_IO}		3.5	6	mA			
					3.5	5	mA			
	$EN_IO1 = EN_IO2 = V_{CCI}; V_I = V_{CCI}$	(ISOW7721);	I _{DD_IO}		3.5	6	mA			
Channel Supply current -	V _I = 0 V (ISOW7721 with F suffix)		IISOIN		3.5	5	mA			
DC signal	EN_IO1 = EN_IO2 = V _{CCI} ; V _I = 0 V (ISOW7721);		I _{DD_IO}		4.5	7	mA			
	$V_{I} = V_{CCI}$ (ISOW7721 with F suffix)				5	7	mA			
		1 Mbps	I _{DD_IO}		4	6.5	mA			
			I _{ISOIN}		4	6	mA			
Channel Supply current -	All channels switching with square	10 Mbps	I _{DD_IO}		4.8	7	mA			
AC signal	wave clock input; C _L = 15 pF		IISOIN		4.9	6.7	mA			
		100 Mhrs	I _{DD_IO}		11.6	14.6	mA			
	10	100 Mbps	I _{ISOIN}		11.8	14.3	mA			



7.13 Electrical Characteristics Channel Isolator - V_{IO}, **V**_{ISOIN} = **3.3-V** V_{IO}, V_{ISOIN} = 3.3 V ±10% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Channel I	solation	·				
V _{ITH}	Input pin rising threshold				$0.7 \mathrm{~x~V_{SI}}$	V
V _{ITL}	Input pin falling threshold		0.3 x V _{SI}			V
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1 x V _{SI}			V
IIL	Low level input current	V _{IL} = 0 at INx	-25			μA
I _{IH}	High level input current	$V_{IH} = V_{SI}^{(1)}$ at INx			25	μA
V _{OH}	High level output voltage	I _O = -4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms	V _{SO} ⁽¹⁾ – 0.3			V
V _{OL}	Low level output voltage	I _O = 4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms			0.3	V
СМТІ	Common mode transient immunity	V _I = V _{SI} or 0 V, V _{CM} = 1000 V; see Common- Mode Transient Immunity Test Circuit	85	100		kV/us

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.14 Supply Current Characteristics Channel Isolator - V_{IO}, **V**_{ISOIN} = **3.3-V** V_{IO}, V_{ISOIN} = $3.3 \text{ V} \pm 10\%$ GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT			
ISOW7721 Channel Supply	SOW7721 Channel Supply Current									
					3.5	6	mA			
Supply current - Disable	$EN_{IO1} = EN_{IO2} = 0 V; V_{I} = V_{CCI}$	^{I)} (ISOW7721);	I _{ISOIN}		3.5	5	mA			
	V _I = 0 V (ISOW7721 with F suffix)		I _{DD_IO}		3.5	6	mA			
					3.5	5	mA			
	$EN_IO1 = EN_IO2 = V_{CCI}; V_I = V_{CCI}$	(ISOW7721);	I _{DD_IO}		3.5	6	mA			
Channel Supply current -	V _I = 0 V (ISOW7721 with F suffix)		IISOIN		3.5	5	mA			
DC signal	EN_IO1 = EN_IO2 = V _{CCI} ; V _I = 0 V (ISOW7721);		I _{DD_IO}		4.5	7	mA			
	$V_{I} = V_{CCI}$ (ISOW7721 with F suffix)				5	7	mA			
		1 Mbps	I _{DD_IO}		4	6.5	mA			
			I _{ISOIN}		4	6	mA			
Channel Supply current -	All channels switching with square	10 Mbps	I _{DD_IO}		4.4	6.7	mA			
AC signal	wave clock input; C _L = 15 pF		IISOIN		4.6	6.4	mA			
		100 Mbps	I _{DD_IO}		8.6	11.7	mA			
		100 Mbps	I _{ISOIN}		8.7	11.4	mA			



7.15 Electrical Characteristics Channel Isolator - V_{IO}, V_{ISOIN} = 2.5-V V_{IO}, V_{ISOIN} = 2.5 V ±10% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Channel I	solation					
V _{ITH}	Input pin rising threshold				$0.7 \mathrm{~x~V_{SI}}$	V
V _{ITL}	Input pin falling threshold		0.3 x V _{SI}			V
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1 x V _{SI}			V
I _{IL}	Low level input current	V _{IL} = 0 at INx	-25			μA
I _{IH}	High level input current	V _{IH} = V _{SI} ⁽¹⁾ at INx			25	μA
V _{OH}	High level output voltage	I _O = -4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms	V _{SO} ⁽¹⁾ – 0.1			V
V _{OL}	Low level output voltage	I _O = 4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms			0.1	V
СМТІ	Common mode transient immunity	V _I = V _{SI} or 0 V, V _{CM} = 1000 V; see Common- Mode Transient Immunity Test Circuit	85	100		kV/us

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.16 Supply Current Characteristics Channel Isolator - V_{IO}, **V**_{ISOIN} = **2.5-V** V_{IO}, V_{ISOIN} = $2.5 \text{ V} \pm 10\%$ GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT			
ISOW7721 Channel Supply	SOW7721 Channel Supply Current									
			I _{DD_IO}		3.5	6	mA			
Supply current - Disable	$V_{\rm r} = 0 V (ISOW7721 with E suffix)$		IISOIN		3.5	5	mA			
			I _{DD_IO}		3.5	6	mA			
					3.5	5	mA			
	$EN_IO1 = EN_IO2 = V_{CCI}; V_I = V_{CCI}$	(ISOW7721);	I _{DD_IO}		3.5	6	mA			
Channel Supply current -	V _I = 0 V (ISOW7721 with F suffix)		IISOIN		3.5	5	mA			
DC signal	EN_IO1 = EN_IO2 = V _{CCI} ; V _I = 0 V (ISOW7721);		I _{DD_IO}		4.5	7	mA			
	$V_{I} = V_{CCI}$ (ISOW7721 with F suffix)				5	7	mA			
		1 Mbps	I _{DD_IO}		4	6	mA			
			I _{ISOIN}		4	6	mA			
Channel Supply current -	All channels switching with square	10 Mbps	I _{DD_IO}		4.3	6.5	mA			
AC signal	wave clock input; C _L = 15 pF		I _{ISOIN}		4.4	6.1	mA			
		100 Mbaa	I _{DD_IO}		7.2	10	mA			
	10	100 Mbps	I _{ISOIN}		7.4	9.7	mA			



7.17 Electrical Characteristics Channel Isolator - V_{IO}, V_{ISOIN} = 1.8-V V_{IO}, V_{ISOIN} = 1.8 V ±5% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Channel I	solation	·				
VITH	Input pin rising threshold				0.7 x V _{SI}	V
V _{ITL}	Input pin falling threshold		0.3 x V _{SI}			V
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1 x V _{SI}			V
I _{IL}	Low level input current	V _{IL} = 0 at INx	-25			μA
I _{IH}	High level input current	$V_{IH} = V_{SI}$ ⁽¹⁾ at INx			25	μA
V _{OH}	High level output voltage	I _O = -4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms	V _{SO} ⁽¹⁾ – 0.1			V
V _{OL}	Low level output voltage	I _O = 4 mA, see Switching Characteristics Test Circuit and Voltage Waveforms			0.1	V
СМТІ	Common mode transient immunity	$V_{I} = V_{SI}$ or 0 V, $V_{CM} = 1000$ V; see Common- Mode Transient Immunity Test Circuit	85	100		kV/us

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.18 Supply Current Characteristics Channel Isolator - V_{IO} , V_{ISOIN} = 1.8-V

VIO, VISOIN = 1.8 V ±5% GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT			
ISOW7721 Channel Supply	SOW7721 Channel Supply Current									
	EN_IO1 = EN_IO2 = 0 V; V _I = V _{CCI} ⁽¹⁾ (ISOW7721);		I _{DD_IO}		3.5	6	mA			
Supply current - Disable	$V_I = 0 V (ISOW7721 \text{ with F suffix})$		IISOIN		3.5	5	mA			
		EN_IO1 = EN_IO2 = 0 V; V _I = 0 V (ISOW7721);			3.5	6	mA			
	V _I = V _{CCI} (ISOW7721 with F suffix)		IISOIN		3.5	5	mA			
	$EN_IO1 = EN_IO2 = V_{CCI}; V_I = V_{CCI}$	(ISOW7721);	I _{DD_IO}		3.5	6	mA			
Channel Supply current -	V _I = 0 V (ISOW7721 with F suffix)		IISOIN		3.5	5	mA			
DC signal	EN_IO1 = EN_IO2 = V _{CCI} ; V _I = 0 V (ISOW7721);		I _{DD_IO}		4.5	7	mA			
	$V_{I} = V_{CCI}$ (ISOW7721 with F suffix)		IISOIN		5	6	mA			
		1 Mbps	I _{DD_IO}		4	6	mA			
			I _{ISOIN}		3.5	5	mA			
Channel Supply current -	All channels switching with square	10 Mbps	I _{DD_IO}		4.3	6.5	mA			
AC signal	wave clock input; C _L = 15 pF		IISOIN		4.4	6.1	mA			
		100 Mbps	I _{DD_IO}		6.7	9.1	mA			
			IISOIN		6.9	8.8	mA			



7.19 Switching Characteristics - 5-V Supply

 $V_{ISOIN} = 5 V \pm 10\%$, $V_{IO} = 5 V \pm 10\%$, GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Switching Characteristics Test	7.6	10.7	15.7	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	Circuit and Voltage Waveforms		0.9	5	ns
ENIO_t _{PLH} , ENIO_t _{PHL}	ENIO propagation delay time (opposite side)	See Enable/Disable Propagation Delay Time Test Circuit and Waveform		210	473.8	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				5.5	ns
t _r	Output signal rise time	See Switching Characteristics Test		2.5	3.6	ns
t _f	Output signal fall time	Circuit and Voltage Waveforms		2.4	3.5	ns
t _{PHZ}	Channel disable propagation delay, high-to-high impedance output			217	286	ns
t _{PLZ}	Channel disable propagation delay, low-to-high impedance output			217	286	ns
	Channel enable propagation delay, high impedance-to-high output for ISOW7721	See Enable/Disable Propagation Delay		237	333	ns
t _{PZH}	Channel enable propagation delay, high impedance-to-high output for ISOW7721 with F suffix	Time Test Circuit and Waveform		237	333	ns
	Channel enable propagation delay, high impedance-to-low output for ISOW7721			237	333	ns
t _{PZL}	Channel enable propagation delay, high impedance-to-low output for ISOW7721 with F suffix			237	333	ns
t _{DO}	Default output delay time from input power loss	$\begin{array}{l} \mbox{Measured from the time V_{IO} or V_{ISOIN} goes below 1.6 V at 10 mV/ns. \\ \mbox{See Default Output Delay Time Test} \\ \mbox{Circuit and Voltage Waveforms} \end{array}$	0.1		0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.7		ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



7.20 Switching Characteristics - 3.3-V Supply

 V_{ISOIN} = 3.3 V ±10%, V_{IO} = 3.3 V ±10%, GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Switching Characteristics Test	6	11	16.2	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	Circuit and Voltage Waveforms		0.6	4.7	ns
ENIO_t _{PLH} , ENIO_t _{PHL}	ENIO propagation delay time (opposite side)	See Enable/Disable Propagation Delay Time Test Circuit and Waveform		220		ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.1	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				4.5	ns
t _r	Output signal rise time	See Switching Characteristics Test		1.8	2.7	ns
t _f	Output signal fall time	Circuit and Voltage Waveforms		1.6	2.4	ns
t _{PHZ}	Channel disable propagation delay, high-to-high impedance output			230	300.4	ns
t _{PLZ}	Channel disable propagation delay, low-to-high impedance output			230	299.6	ns
	Channel enable propagation delay, high impedance-to-high output for ISOW7721	See Enable/Disable Propagation Delay		226	318.9	ns
t _{PZH}	Channel enable propagation delay, high impedance-to-high output for ISOW7721 with F suffix	Time Test Circuit and Waveform		226	319.1	ns
	Channel enable propagation delay, high impedance-to-low output for ISOW7721			225	317.9	ns
t _{PZL}	Channel enable propagation delay, high impedance-to-low output for ISOW7721 with F suffix			225	317.6	ns
t _{DO}	Default output delay time from input power loss	$\begin{array}{l} \mbox{Measured from the time } V_{\rm IO} \mbox{ or } V_{\rm ISOIN} \\ \mbox{goes below } 1.6 \mbox{ V at } 10 \mbox{ mV/ns}. \\ \mbox{See Default Output Delay Time Test} \\ \mbox{Circuit and Voltage Waveforms} \end{array}$	0.1		0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.65		ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



7.21 Switching Characteristics - 2.5-V Supply

 V_{ISOIN} = 2.5 V ±10%, V_{IO} = 2.5 V ±10%, GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Switching Characteristics Test	7.5	12	18	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	Circuit and Voltage Waveforms		0.36	5.1	ns
ENIO_t _{PLH} , ENIO_t _{PHL}	ENIO propagation delay time (opposite side)	See Enable/Disable Propagation Delay Time Test Circuit and Waveform 225		225	478	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.1	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				6	ns
t _r	Output signal rise time	See Switching Characteristics Test		2	3.26	ns
t _f	Output signal fall time	Circuit and Voltage Waveforms		1.8	3.2	ns
t _{PHZ}	Channel disable propagation delay, high-to-high impedance output			237	326	ns
t _{PLZ}	Channel disable propagation delay, low-to-high impedance output			236	325	ns
	Channel enable propagation delay, high impedance-to-high output for ISOW7721	See Enable/Disable Propagation Delay		228	360	ns
t _{PZH}	Channel enable propagation delay, high impedance-to-high output for ISOW7721 with F suffix	Time Test Circuit and Waveform		228	360	ns
	Channel enable propagation delay, high impedance-to-low output for ISOW7721			227	350	ns
t _{PZL}	Channel enable propagation delay, high impedance-to-low output for ISOW7721 with F suffix			227	350	ns
t _{DO}	Default output delay time from input power loss	$\begin{array}{l} \mbox{Measured from the time } V_{\rm IO} \mbox{ or } V_{\rm ISOIN} \\ \mbox{goes below } 1.6 \mbox{ V at } 10 \mbox{ mV/ns}. \\ \mbox{See Default Output Delay Time Test} \\ \mbox{Circuit and Voltage Waveforms} \end{array}$	0.1 0.3		0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.7		ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



7.22 Switching Characteristics - 1.8-V Supply

 V_{ISOIN} = 1.8 V ±5%, V_{IO} = 1.8 V ±5%, GND1 = GNDIO, GND2 = GISOIN (over recommended operating conditions unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN TYP		MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Switching Characteristics Test	7.5	15	21.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	Circuit and Voltage Waveforms		0	5.8	ns
ENIO_t _{PLH} , ENIO_t _{PHL}	ENIO propagation delay time (opposite side)	See Enable/Disable Propagation Delay Time Test Circuit and Waveform		243	475	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.1	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				8.6	ns
t _r	Output signal rise time	See Switching Characteristics Test		1.9	3	ns
t _f	Output signal fall time	Circuit and Voltage Waveforms		1.8	3	ns
t _{PHZ}	Channel disable propagation delay, high-to-high impedance output			260	410	ns
t _{PLZ}	Channel disable propagation delay, low-to-high impedance output			260	406	ns
	Channel enable propagation delay, high impedance-to-high output for ISOW7721	See Enable/Disable Propagation Delay		240	444	ns
t _{PZH}	Channel enable propagation delay, high impedance-to-high output for ISOW7721 with F suffix	Time Test Circuit and Waveform		240	444	ns
	Channel enable propagation delay, high impedance-to-low output for ISOW7721			237	439	ns
t _{PZL}	Channel enable propagation delay, high impedance-to-low output for ISOW7721 with F suffix	-		237	439	ns
t _{DO}	Default output delay time from input power loss	$\begin{array}{l} \mbox{Measured from the time } V_{\rm IO} \mbox{ or } V_{\rm ISOIN} \\ \mbox{goes below } 1.6 \mbox{ V at } 10 \mbox{ mV/ns}. \\ \mbox{See Default Output Delay Time Test} \\ \mbox{Circuit and Voltage Waveforms} \end{array}$	0.1 0.3		0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		0.7		ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.




7.23 Insulation Characteristics Curves






7.24 Typical Characteristics






ISOW7721 SLLSFP4 – JULY 2022



ISOW7721 SLLSFP4 - JULY 2022






24




ISOW7721 SLLSFP4 – JULY 2022






ISOW7721 SLLSFP4 – JULY 2022





8 Parameter Measurement Information


In the below images, V_{CCI} and V_{CCO} refers to the power supplies V_{IO} and V_{ISOIN} , respectively.



Copyright © 2016, Texas Instruments Incorporated


- A. $C_L = 15 \text{ pF}$ and The input pulse is supplied by a generator having the following characteristics: PRR $\leq 50 \text{ kHz}$, 50% duty cycle, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$, $Z_O = 50 \Omega$. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3ns, Z_O = 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 8-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



A. $C_1 = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.



Note

B. Power Supply Ramp Rate = 10 mV/ns.




Figure 8-3. Default Output Delay Time Test Circuit and Voltage Waveforms

 C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Note

Pass-fail criteria: Outputs must remain stable.

Figure 8-4. Common-Mode Transient Immunity Test Circuit



9 Detailed Description

9.1 Overview

The ISOW7721 family of devices have a low-noise, low-emissions isolated DC-DC converter, and two high-speed isolated data channels. Section 9.2 shows the functional block diagram of the ISOW7721 device.

9.1.1 Power Isolation


The integrated isolated DC-DC converter uses advanced circuit and on-chip layout techniques to reduce radiated emissions and achieve up to 46% typical efficiency. The integrated transformer uses thin film polymer as the insulation barrier. Output voltage of power converter can be controlled to 3.3 V or 5 V using V_{SEL} pin. The DC-DC converter can be switched off using the EN pin to save power. The output voltage, V_{ISOOUT} , is monitored and feedback information is conveyed to the primary side through a dedicated isolation channel. V_{ISOOUT} needs to be connected to V_{ISOIN} to ensure the feedback channel is properly powered to regulate the DC-DC converter. This can be achieved by connecting the pins directly or through an LDO that remains powered up at all times. A ferrite bead is recommended between V_{ISOOUT} and V_{ISOIN} to further reduce emissions. See the Section 10.2 section. The duty cycle of the primary switching stage is adjusted accordingly. The fast feedback control loop of the power converter ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the V_{IO} , V_{DD} and V_{ISOIN} supplies which ensures robust fails-safe system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up.

9.1.2 Signal Isolation

The integrated signal isolation channels employ an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one state and sends no signal to represent the other state. The receiver demodulates the signal after signal conditioning and produces the output through a buffer stage. The signal-isolation channels incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. Figure 9-1 shows a functional block diagram of a typical signal isolation channel. In order to keep any noise coupling from the power converter away from the signal path, power supplies on side 1 for the power converter (V_{DD}) and the signal path(V_{IO}) are kept separate. Similarly on side 2, the power converter output (V_{ISOOUT}) needs to be connected to V_{ISOIN} externally on PCB. Emissions can be further improved by placing a ferrite bead between V_{ISOOUT} and V_{ISOIN} as well as between the GND2 pins. For more details, refer to the Layout Guidelines section.



9.2 Functional Block Diagram








Figure 9-2. Conceptual Block Diagram of a Capacitive Data Channel



Figure 9-3 shows a conceptual detail of how the OOK scheme works.




Figure 9-3. On-Off Keying (OOK) Based Modulation Scheme

9.3 Feature Description

Device Features shows an overview of the device features.

Table 9-1. Device Features

PART NUMBER ⁽¹⁾	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT STATE	RATED ISOLATION ⁽²⁾
ISOW7721	1 forward, 1 reverse	100 Mbps High		5 kV _{RMS} / 7071 V _{PK}
ISOW7721 with F suffix	Tiorward, Tieverse		Low	J KV RMS / TOT I VPK

(1) The F suffix is part of the orderable part number. See the Section 14 section for the full orderable part number.

(2) For detailed isolation ratings, see the Section 7.7 table.

9.3.1 Electromagnetic Compatibility (EMC) Considerations

The ISOW7721 uses emissions reduction schemes for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISOW7721 incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.
- Power path and signal path separated to minimize internal high frequency coupling and an external filtering knob using ferrite beads available to further reduce emissions
- Reduced power converter switching frequency to 25 MHz to reduce strength of high frequency components in emissions spectrum

9.3.2 Power-Up and Power-Down Behavior

The ISOW7721 has built-in UVLO on the V_{IO} , V_{DD} , and V_{ISOIN} supplies with positive-going and negative-going thresholds and hysteresis. Both the power converter supply (VDD) and logic supply (VIO) need to be present



for the device to work. If either of them is below its UVLO, both the signal path and the power converter are disabled.

When the V_{DD} voltage crosses the positive-going UVLO threshold during power-up, the DC-DC converter initializes and the power converter duty cycle is increased in a controlled manner. This soft-start scheme limits primary peak currents drawn from the V_{DD} supply and charges the V_{ISOOUT} output in a controlled manner, avoiding overshoots. Outputs of the isolated data channels are in an indeterminate state until the V_{IO} and V_{DD} voltage crosses the positive-going UVLO threshold. When the UVLO positive-going threshold is crossed on the secondary side V_{ISOOUT} pin, the feedback data channel starts providing feedback to the primary controller. The regulation loop takes over and the isolated data channels go to the normal state defined by the respective input channels or their default states. Design should consider a sufficient time margin (typically 10 ms with 10-µF load capacitance) to allow this power up sequence before valid data channels are accounted for system functionality.

When either V_{IO} or V_{DD} power is lost, the primary side DC-DC controller turns off when the UVLO lower threshold is reached. The V_{ISOUT} capacitor then discharges depending on the external load. The isolated data outputs on the V_{ISOIN} side are returned to the default state for the brief time that the V_{ISOIN} voltage takes to discharge to zero.

9.3.3 Protection Features

The ISOW7721 has multiple protection features to create a robust system level solution.

- An over-voltage clamp feature is present on V_{ISOOUT} which will clamp the voltage at 6 V, when VSEL = V_{ISOOUT}, or 4 V, when VSEL = GND2, if there is an increase in voltage seen on V_{ISOOUT}. It is recommended that the V_{ISOOUT} stays lower than the over-clamp voltage for device reliability.
- Over-voltage lock out on V_{DD} will occur when a voltage higher than 7 V is seen. The device will go into a low power state and the EN pin will go low.
- The device is protected against output overload and short circuit. Output voltage starts dropping when the
 power converter is not able to deliver the current demanded during overload conditions. For a V_{ISOOUT}
 short-circuit to ground, the duty cycle of the converter is limited to help protect against any damage.
- Thermal protection is also integrated to help prevent the device from getting damaged during overload and short-circuit conditions on the isolated output. Under these conditions, the device temperature starts to increase. When the temperature goes above 165°C, thermal shutdown activates and the primary controller turns off which removes the energy supplied to the V_{ISOOUT} load, which causes the device to cool off. When the junction temperature goes below 150°C, the device starts to function normally. If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the design to prevent the device junction temperatures from reaching such high values.

9.3.4 Multi-Device Chaining for Increased Power Output

The ISOW7721 supports daisy chaining multiple ISOW7721 devices to achive > 110 mA load as shown in Figure 9-4. The below equation provides an estimate for the required number of ISOW7721 devices to meet a target load current.

Number of device = $\operatorname{ceil}\left[\frac{\operatorname{Target load current} - Maxiumum available load current}{0.8 Maxiumum available load current} + 1\right]$

Example:

Design a multi-device chaning using ISOW7721 to drive a 680 mA load for V_{DD} = 5 V and VSEL = 5 V.

The Maximum available load current for V_{DD} = 5 V, and VSEL = 5 V is 100 mA from page 1.

Number of device = ceil $\left[\frac{680 - 110}{0.8(110)} + 1\right] = 8$

From the above calculation, we need 8 ISOW7721 to drive a 680 mA load.

Follow the procedures below to configure multi-device chaining.


1. Set LF to GND1 to make a device as the leader of the daisy chain (only one leader is allowed in a daisy chain). The CC pin of the leader is configured as an output



- 2. Set LF to V_{DD} to make the other device as a follower (may use more than one follower to meet your system current requirement). The CC pin of the follower is configured as an input.
- 3. A voltage change on the LF pin requires a power cycling to put the device into the desired role. Please ensure that all devices are powered during multi-device chaining operation to prevent the VISOOUT pin of an unpowered device from exposing to an overvoltage condition. An unpowered device can cause the VSEL to set to GND and thus the maximum rating for its VISOOUT is 4 V. Device damage is possible if this VISOOUT pin is driven by another 5 V VISOOUT pin for an extensive long time.
- 4. Connect the CC pin of the leader to the CC pin of the follower (may use more than one follower) and this will allow the leader to synchronize with the follower.
- 5. Connect all the VISOOUT pins and VISOIN pins together for the leader and the follower(s).
- 6. Connect all the GISOUT pins together for the leader and the follower(s).
- 7. Connect all the V_{DD} pins together for the leader and the follower(s).
- 8. All the VSEL pins should be set to the same logic state.







Follower

Figure 9-4. Multi-Device Chaining



9.4 Device Functional Modes

Table 9-2 lists the supply configurations for these devices.

Table 9-2. Supply	Configuration	Function Table
-------------------	---------------	----------------

V _{DD}	V _{IO}	VSEL	V _{ISOOUT⁽²⁾}
$< V_{DD(UVLO+)}$	>V _{IO(UVLO+)}	Х	OFF
>V _{DD(UVLO+)}	<v<sub>IO(UVLO+)</v<sub>	Х	OFF
5 V	1.71 V to 5.5 V	High (shorted to V _{ISOOUT})	5 V
5 V or 3.3 V	1.71 V to 5.5 V	Low (shorted to GND2) ⁽¹⁾	3.3 V

(1) The VSEL pin has a weak pulldown internally. Therefore for V_{ISOOUT} = 3.3 V, the VSEL pin should be strongly connected to the GND2 pin in noisy system scenarios.

V_{ISOOUT} shorted to V_{ISOIN} on PCB and both GND2 and GISOIN pins are shorted to each other and EN=High (2)

Table 9-3 lists the channel isolators functional modes for these devices.

$\begin{array}{c} \textbf{CHANNEL INPUT}\\ \textbf{SUPPLY}\left(\textbf{V}_{\textbf{CCI}}\right)^{(1)} \end{array}$	CHANNEL OUTPUT SUPPLY (V _{CCO}) ⁽¹⁾	INPUT (INx)	IO ENABLE (EN_IOx)	OUTPUT (OUTx)	COMMENTS			
		н	H or Open	Н	Normal Operation: A channel output assumes the logic state of its input.			
		L	H or Open	L				
PU	PU	Open	H or Open	Default	Default mode ⁽²⁾ : When INx is open, the corresponding channel output goes to its default logic state.			
					х	L	Z and Default	A low value of output enable causes the outputs of the same side to be high impedance and the output of opposite side to be fail-safe default state.
PD	PU	Х	H or Open	Default	Default mode ⁽²⁾ : When V_{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. When V_{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V_{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.			

Table 9-3. Channel Isolator Function Table

 V_{CCI} = Input-side V_{IO} or V_{ISOIN} ; V_{CCO} = Output-side V_{IO} or V_{ISOIN} ; PU = Powered up (V_{IO} > 1.7 V, V_{ISOIN} > 1.7 V); PD = Powered down (V_{IO} < 1 V, V_{ISOIN} < 1 V); X = Irrelevant; H = High level; L = Low level. In the default condition, the output is high for the ISOW7721 and low with the F suffix. (1)

(2)





9.4.1 Device I/O Schematics




Figure 9-5. Device I/O Schematics



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This device is a high-performance, two channel digital isolator with integrated DC-DC converter. Typically digital isolators require two power supplies isolated from each other to power up both sides of device. Due to the integrated DC-DC converter in the device, the isolated supply is generated inside the device that can be used to power isolated side of the device and peripherals on isolated side, thus saving board space. The device uses single-ended CMOS-logic switching technology. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (Microcontroller or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

The device is suitable for applications that have limited board space and desire more integration. The device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

10.2 Typical Application

For step-by-step design procedure, circuit schematics, bill of materials, printed circuit board (PCB) files, simulation results, and test results, refer to TI Design TIDA-01333, *Eight-Channel, Isolated, High-Voltage Analog Input Module With ISOW7841 Reference Design.*

Figure 10-1 shows the typical schematic for SPI isolation.




Figure 10-1. Isolated Power and UART for ADC Sensing Application with ISOW7721



10.2.1 Design Requirements

To design with this device, use the parameters listed in Table 10-1.


PARAMETER	VALUE					
V _{DD} input voltage	3 V to 5.5 V					
V _{IO} input voltage	1.71 V to 5.5 V					
V _{ISOIN} input voltage	1.71 V to 5.5 V					
V _{DD} decoupling capacitors	10 μF + 1 μF + 0.01 μF + optional additional capacitance					
V _{IO} decoupling capacitors	0.1 µF + optional additional capacitance					
V _{ISOIN} decoupling capacitors	0.1 µF + optional additional capacitance					
VISOOUT decoupling capacitors	10 μ F + 1 μ F + 0.01 μ F + optional additional capacitance					
V _{ISOOUT} to V _{ISOIN} series inductor	BLM15ELX9331SN1D					
GND2 to GISOIN series inductor	BLM15ELX9331SN1D					
V _{IO} series inductor	BLM15ELX9331SN1D					
V _{DD} series inductor	BLM15ELX9331SN1D					

Table 10-1. Design Parameters

Because of very-high current flowing through the ISOW7721 V_{DD} and V_{ISOOUT} supplies, higher decoupling capacitors typically provide better noise and ripple performance. Although a 10-µF capacitor is adequate, higher decoupling capacitors (such as 47 µF) on both the V_{DD} and V_{ISOOUT} pins to the respective grounds are strongly recommended to achieve the best performance.

10.2.2 Detailed Design Procedure


The devices requires specific placement of external bypass capacitors and ferrite beads to operate at high performance. These low-ESR ceramic bypass capacitors must be placed as close to the chip pads as possible.







10.2.3 Application Curve




I_{ISOOUT} = 100 mA

Figure 10-3. ISOW77xx Radiated Emissions versus CISPR32B line (Blue)

10.2.4 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 10-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

Figure 10-5 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000 V_{RMS} with a lifetime of 1184 years.



Oven at 150 °C

Figure 10-4. Test Setup for Insulation Lifetime Measurement






Figure 10-5. Insulation Lifetime Projection Data



11 Power Supply Recommendations

To help make sure that operation is reliable at data rates and supply voltages, adequate decoupling capacitors must be located as close to supply pins as possible. V_{ISOOUT} needs to be connected to V_{ISOIN} to ensure the feedback channel is properly powered to regulate the DC-DC converter. If V_{ISOOUT} and V_{ISOIN} are not connected, the DC-DC converter will run open loop and the V_{ISOOUT} voltage will drift until the over-voltage clamp clamps at 6 V. There are two ways to connect V_{ISOOUT} and V_{ISOIN} :

1) Connect V_{ISOOUT} and V_{ISOIN} directly with a ferrite bead. A ferrite bead is recommended between V_{ISOOUT} and V_{ISOIN} to further reduce emissions.

2) Connect V_{ISOOUT} and V_{ISOIN} with a ferrite bead through an LDO that remains powered up at all times. If the LDO has an EN pin then keep the EN high at all times.

The input supply (V_{IO} and V_{DD}) must have an appropriate current rating to support output load and switching at the maximum data rate required by the end application. For more information, refer to the Section 10.2 section.

For an output load current of 110 mA, it is recommended to have >600 mA of input current limit and for lower output load currents, the input current limit can be proportionally lower.



12 Layout

12.1 Layout Guidelines

A low cost two layer PCB should be sufficient to achieve good EMC performance:

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Because the device has no thermal pad to dissipate heat, the device dissipates heat through the respective GND pins. Ensure that enough copper is present on both GND pins to prevent the internal junction temperature of the device from rising to unacceptable levels.

Figure 12-1 shows the recommended placement and routing of device bypass capacitors. Below guidelines must be followed to meet application EMC requirements:

- High frequency bypass capacitors 10 nF must be placed close to V_{DD} and V_{ISOOUT} pins, less than 1 mm distance away from device pins. This is very essential for optimised radiated emissions performance. Ensure that these capacitors are 0402 size so that they offer least inductance (ESL).
- Bulk capacitors of atleast 10 µF must be placed on power converter input (V_{DD}) and output (V_{ISOOUT}) supply pins.
- Traces on V_{DD} and GND1 must be symmetric till bypass capacitors. Similarly traces on V_{ISOOUT} and GND2 must be symmetric.
- Place two 0402 size Ferrite beads (Part number: BLM15EX331SN1) on V_{ISOOUT} and GND2 path so that any high frequency noise from power converter output sees a high impedance before it goes to other components on PCB.
- Do not have any metal traces or ground pour within 4 mm of power converter output terminals V_{ISOOUT} pin12 and GND2 pin11. VSEL pin is also in V_{ISOOUT} domain and should be shorted to either pin 11 or pin 12 for output voltage selection.
- Following the layout guidelines of EVM as much as possible is highly recommended for a low radiated emissions design.

12.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.



12.2 Layout Example




Figure 12-1. Layout Example



13 Device and Documentation Support

13.1 Device Support

13.1.1 Development Support

For development support, refer to:

- 8-ch Isolated High Voltage Analog Input Module with ISOW7841 Reference Design
- Isolated RS-485 With Integrated Signal and Power Reference Design
- Isolated RS-232 With Integrated Signal and Power Reference Design

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




PACKAGE OUTLINE

DFM0020A

SOIC - 3.55 mm max height





NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing This drawing is subject to change without notice.
 This drawing is subject to change without notice.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

5. Ref. JEDEC registration MS-013






EXAMPLE BOARD LAYOUT

SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISOW7721DFMR	ACTIVE	SOIC	DFM	20	850	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7721	Samples
ISOW7721FDFMR	ACTIVE	SOIC	DFM	20	850	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7721F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

13-Aug-2022



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOW7721DFMR	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1
ISOW7721FDFMR	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISOW7721DFMR	SOIC	DFM	20	850	350.0	350.0	43.0
ISOW7721FDFMR	SOIC	DFM	20	850	350.0	350.0	43.0

PACKAGE OUTLINE

SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Ref. JEDEC registration MS-013




EXAMPLE BOARD LAYOUT

DFM0020A

SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated