











LF356-MIL

SNOSD55 - JUNE 2017

LF356-MIL JFET Input Operational Amplifier

Features

Advantages

- Replace Expensive Hybrid and Module FET Op Amps
- Rugged JFETs Allow Blow-Out Free Handling Compared With MOSFET Input Devices
- Excellent for Low Noise Applications Using Either High or Low Source Impedance—Very Low 1/f Corner
- Offset Adjust Does Not Degrade Drift or Common-Mode Rejection as in Most Monolithic Amplifiers
- New Output Stage Allows Use of Large Capacitive Loads (5,000 pF) Without Stability **Problems**
- Internal Compensation and Large Differential Input Voltage Capability

Common Features

 Low Input Bias Current: 30 pA Low Input Offset Current: 3 pA High Input Impedance: 10¹² Ω

Low Input Noise Current: 0.01 pA/√Hz

High Common-Mode Rejection Ratio: 100 dB

Large DC Voltage Gain: 106 dB

Uncommon Features

Extremely Fast Settling Time to 0.01%: 1.5 µs

 Fast Slew Rate: 12 V/µs Wide Gain Bandwidth: 5 MHz

Low Input Noise Voltage: 12 nV/√Hz

2 Applications

- Precision High-Speed Integrators
- Fast D/A and A/D Converters
- High Impedance Buffers
- Wideband, Low Noise, Low Drift Amplifiers
- Logarithmic Amplifiers
- **Photocell Amplifiers**
- Sample and Hold Circuits

3 Description

The LF356-MIL device are the first monolithic JFET input operational amplifiers to incorporate wellmatched, high-voltage JFETs on the same chip with standard bipolar transistors (BI-FET™ Technology). These amplifiers feature low input bias and offset currents/low offset voltage and offset voltage drift, coupled with offset adjust, which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
LF356-MIL	TO-CAN (8)	9.08 mm × 9.08 mm
	PDIP (8)	9.81 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic








Table of Contents

1	Features 1		7.2 Functional Block Diagram	1 1
2	Applications 1		7.3 Feature Description	12
3	Description 1		7.4 Device Functional Modes	12
4	Revision History2	8	Application and Implementation	. 13
5	Pin Configuration and Functions		8.1 Application Information	13
6	Specifications		8.2 Typical Application	14
•	6.1 Absolute Maximum Ratings		8.3 System Examples	15
	6.2 ESD Ratings	9	Power Supply Recommendations	. 22
	6.3 Recommended Operating Conditions	10	Layout	. 22
	6.4 Thermal Information		10.1 Layout Guidelines	22
	6.5 AC Electrical Characteristics, T _A = T _J = 25°C, V _S =		10.2 Layout Example	23
	±15 V	11	Device and Documentation Support	. 24
	6.6 DC Electrical Characteristics, $T_A = T_J = 25$ °C, $V_S =$		11.1 Receiving Notification of Documentation Update	s <mark>2</mark> 4
	±15 V 4		11.2 Community Resources	24
	6.7 DC Electrical Characteristics 5		11.3 Trademarks	24
	6.8 Power Dissipation Ratings 5		11.4 Electrostatic Discharge Caution	24
	6.9 Typical Characteristics		11.5 Glossary	24
7	Detailed Description 10	12	Mechanical, Packaging, and Orderable	
	7.1 Overview 10		Information	. 24


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


DATE	REVISION	NOTES
June 2017	*	Initial release.



5 Pin Configuration and Functions



Available per JM38510/11401 or JM38510/11402



Pin Functions

	This distriction					
PIN		- 1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
BALANCE	1, 5	1	Balance for input offset voltage			
+INPUT	3	1	Noninverting input			
-INPUT	2	ı	Inverting input			
NC	8	_	No connection			
OUTPUT	6	0	Output			
V+	7	_	Positive power supply			
V-	4	_	Negative power supply			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

			MIN MA	XX UNIT
Supply voltage		±1	8 V	
Differential input	±3	30 V		
Input voltage (4)			±1	6 V
Output short circ	uit duration		Continuous	_
		LMC package	11	5
T _{JMAX}		P package	10	00 °C
		D package	10	00
Soldering	TO-99 package	Soldering (10 sec.)	30	00
information	PDIP package	Soldering (10 sec.)	26	°C
(lead temp.)	0010	Vapor phase (60 sec.)	21	
	SOIC package	Infrared (15 sec.)	22	20
Storage temperature, T _{stg}			-65 15	0 °C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum available power dissipation at any temperature is P_D = (T_{JMAX} T_A) / θ_{JA} or the 25°C P_{dMAX}, whichever is less.
- (3) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.
- (4) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.



6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage, V _S			±15	V
T _A	0	T_A	70	°C

6.4 Thermal Information

		LF35	6-MIL	
	THERMAL METRIC(1)	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.5	55.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.8	44.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.8	32.4	°C/W
ΨJΤ	Junction-to-top characterization parameter	12.8	21.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.3	32.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 AC Electrical Characteristics, $T_A = T_J = 25$ °C, $V_S = \pm 15$ V

P	ARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew Rate	A _V = 1			12		V/μs
GBW	Gain Bandwidth Product			5		MHz	
t _s	Settling Time to 0.01% ⁽¹⁾				1.5		μS
_	Equivalent Input	D 400.0	f = 100 Hz		15		nV/√ Hz
e _n	Noise Voltage	$R_S = 100 \Omega$	f = 1000 Hz		12		nV/√ Hz
	Equivalent Input	f = 100 Hz			0.01		pA/√ Hz
I _n	Current Noise	f = 1000 Hz			0.01		pA/√ Hz
C _{IN}	Input Capacitance				3		pF

⁽¹⁾ Settling time is defined here, for a unity gain inverter connection using 2-kΩ resistors for the LF15x. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10-V step input is applied to the inverter. For the LF357, A_V = −5, the feedback resistor from output to input is 2 kΩ and the output step is 10 V (See Settling Time Test Circuit).

6.6 DC Electrical Characteristics, $T_A = T_J = 25$ °C, $V_S = \pm 15$ V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply current			5	10	mA

Product Folder Links: LF356-MIL

TRUMENTS

^{(2) 100} pF discharged through 1.5-kΩ resistor



6.7 DC Electrical Characteristics

See (1)

www.ti.com

Vos			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vos	l	D 50.0	T _A = 25°C		3	10	\/	
00	Input offset voltage	$R_S = 50 \Omega$	Over temperature			13	mV	
ΔV _{OS} /ΔT	Average TC of input offset voltage	R _S = 50 Ω			5		μV/°C	
ΔTC/ΔV _{OS}	Change in average TC with V _{OS} adjust	$R_S = 50 \ \Omega^{(2)}$			0.5		μV/°C per mV	
	Innut offeet europt	$T_J = 25^{\circ}C^{(1)}$ (3)			3	50	pA	
I _{OS}	Input offset current	T _J ≤ T _{HIGH}				2	nA	
1	Input bias current	$T_J = 25^{\circ}C^{(1)}$ (3)			30	200	pA	
I _B		T _J ≤ T _{HIGH}				8	nA	
R _{IN}	Input resistance	T _J = 25°C			10 ¹²		Ω	
		V _S = ±15 V,	T _A = 25°C	25	200			
A _{VOL}	Large signal voltage gain	$V_O = \pm 10 \text{ V},$ $R_L = 2 \text{ k}\Omega$	Over temperature	15			V/mV	
\/	Output valtage aving	$V_S = \pm 15 \text{ V}, R_L = 10$	Ο kΩ	±12	±13		V	
Vo	Output voltage swing	$V_S = \pm 15 \text{ V}, R_L = 2 \text{ I}$	kΩ	±10	±12		٧	
	Input common-mode	\/ .4E\/	V _{CM, High}	10	15.1		V	
V _{CM}	voltage range	$V_S = \pm 15 \text{ V}$	V _{CM, Low}		-12	-10	٧	
CMRR	Common-mode rejection ratio			80	100		dB	
PSRR	Supply voltage rejection ratio ⁽¹⁾			80	100		dB	

(1) Unless otherwise stated, these test conditions apply:

Supply Voltage, V _S	V _S = ±15 V
T _A	0°C ≤ T _A ≤ +70°C
T _{HIGH}	+70°C

and V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.

- (2) The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5 μV/°C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open-loop voltage gain are also unaffected by offset adjustment.
- (3) The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T_J = T_A + θ_{JA} Pd where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- (1) Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

6.8 Power Dissipation Ratings


		MIN MAX	UNIT
	LMC Package (Still Air)	400	
Power Dissipation at $T_A = 25^{\circ}C^{(1)}$ (2)	LMC Package (400 LF/Min Air Flow)	1000	mW
	P Package	670	
	D Package	380	

- (1) The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum available power dissipation at any temperature is P_D = (T_{JMAX} T_A) / θ_{JA} or the 25°C P_{dMAX}, whichever is less.
- (2) Maximum power dissipation is defined by the package characteristics. Operating the part near the maximum power dissipation may cause the part to operate outside specified limits.

TEXAS INSTRUMENTS


6.9 Typical Characteristics

6.9.1 Typical AC Performance Characteristics






www.ti.com




TEXAS INSTRUMENTS

Typical AC Performance Characteristics (continued)





Typical AC Performance Characteristics (continued)



TEXAS INSTRUMENTS


7 Detailed Description

7.1 Overview

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FET Technology). These amplifiers feature low input bias and offset currents, as well as low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. These devices can replace expensive hybrid and module FET operational amplifiers. Designed for low voltage and current noise and a low 1/f noise corner, these devices are excellent for low noise applications using either high or low source impedance.

www.ti.com

7.2 Functional Block Diagram



*C = 3 pF in LF357 series.

Figure 22. Detailed Schematic

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

7.3 Feature Description

7.3.1 Large Differential Input Voltage

These are operational amplifiers with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

7.3.2 Large Common-Mode Input Voltage

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

7.4 Device Functional Modes

The LF356-MIL has a single functional mode and operates according to the conditions listed in the *Recommended Operating Conditions*.

www.ti.com SNOSD55 – JUNE 2017

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

These are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize pick-up and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3-dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3-dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

TEXAS INSTRUMENTS

8.2 Typical Application




Figure 23. Settling Time Test Circuit

8.2.1 Design Requirements


Settling time is tested with the LF35x connected as unity gain inverter and LF357 connected for $A_V = -5$

8.2.2 Detailed Design Procedure

Connect the circuit components as shown in Figure 23. In particular, use FET to isolate the probe capacitance. Apply a 10-V step function to the input.

Use an oscilloscope to probe the circuit as shown in Figure 23.

8.2.3 Application Curve



Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



www.ti.com

8.3 System Examples

Figure 25. Fast Logarithmic Converter

- Dynamic range: 100 μ A \leq I_i \leq 1 mA (5 decades), $|V_O|$ = 1 V/decade
- Transient response: 3 μs for Δl_i = 1 decade
- C1, C2, R2, R3: added dynamic compensation
- V_{OS} adjust the LF156 to minimize quiescent error
- R_T: Tel Labs type Q81 + 0.3%/°C

Copyright © 2017, Texas Instruments Incorporated

$$|V_{OUT}| = \left[1 + \frac{R2}{R_T}\right] \frac{kT}{q} \text{ in } V_i \left[\frac{R_r}{V_{REF Ri}}\right] = \log V_i \frac{1}{R_i I_r} R2 = 15.7k, R_T = 1k, 0.3\%/°C \text{ (for temperature compensation)}$$
(1)

TEXAS INSTRUMENTS

System Examples (continued)




Figure 26. 8-Bit D/A Converter With Symmetrical Offset Binary Operation

- R1, R2 should be matched within ±0.05%
- Full-scale response time: 3 μs

Table 1. Bit Illustration of the 8-Bit D/A Converter

Eo	B1	B2	В3	B4	B5	В6	B7	B8	COMMENTS
+9.920	1	1	1	1	1	1	1	1	Positive Full-Scale
+0.040	1	0	0	0	0	0	0	0	(+) Zero-Scale
-0.040	0	1	1	1	1	1	1	1	(−) Zero-Scale
-9.920	0	0	0	0	0	0	0	0	Negative Full-Scale





Figure 27. Wide BW Low Noise, Low Drift Amplifier

• Power BW:
$$f_{MAX} = \frac{S_r}{2\pi V_p} \cong 191 \text{ kHz}$$
 (2)



Parasitic input capacitance C1 ≈ (3 pF for LF155, LF156 and LF357 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: R2 C2 ≃ R1 C1.




Figure 28. Boosting the LF156 With a Current Amplifier

$$I_{OUT(MAX)} \approx 150 \text{ mA (will drive } R_L \ge 100 \Omega)$$

$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} \text{ V/} \mu \text{s (with } C_L \text{ shown)}$$
(3)

No additional phase shift added by the current amplifier




Figure 29. Decades VCO

Product Folder Links: LF356-MIL

Copyright © 2017, Texas Instruments Incorporated

R1, R4 matched. Linearity 0.1% over 2 decades.

$$f = \frac{V_{C}(R8 + R7)}{(8 V_{PU} R8 R1) C'} 0 \le V_{C} \le 30V, 10 Hz \le f \le 10 kHz$$
(4)




Figure 30. Isolating Large Capacitive Loads

- Overshoot 6%
- t_s 10 μs
- When driving large C_L , the V_{OUT} slew rate determined by C_L and $I_{OUT(MAX)}$:

$$\frac{\Delta V_{\text{OUT}}}{\Delta T} = \frac{|_{\text{OUT}}}{C_{\text{L}}} \simeq \frac{0.02}{0.5} \text{ V/}\mu\text{s} = 0.04 \text{ V/}\mu\text{s} \text{ (with } C_{\text{L}} \text{ shown)}$$
(5)

STRUMENTS



www.ti.com

Figure 31. Fast Sample and Hold

- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time T_A, estimated by:

$$T_A \cong \left[\frac{2R_{ON}, V_{IN}, C_h}{S_r}\right]$$
 1/2 provided that:

$$V_{IN}$$
 < $2\pi S_r R_{ON} C_h$ and T_A > $\frac{V_{IN} C_h}{I_{OUT(MAX)}}$, R_{ON} is of SW1

If inequality not satisfied:
$$T_A \simeq \frac{V_{IN}C_h}{20 \text{ mA}}$$
 (6)

- LF156 develops full S_r output capability for $V_{IN} \ge 1 \text{ V}$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 32. High Accuracy Sample and Hold

- By closing the loop through A2, the V_{OUT} accuracy will be determined uniquely by A1.
 - No V_{OS} adjust required for A2.
- T_A can be estimated by same considerations as previously but, because of the added
 - propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C_C: additional compensation
- Use LF156 for
 - Fast settling time
 - Low Vos




Figure 33. V_{OS} Adjustment

- V_{OS} is adjusted with a 25-k potentiometer
- The potentiometer wiper is connected to V⁺
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is $\approx 0.5~\mu\text{V/°C/mV}$ of adjustment
- Typical overall drift: 5 μV/°C ±(0.5 μV/°C/mV of adj.)

20 Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



www.ti.com




Figure 34. Driving Capacitive Loads

- *LF15x R = 5k, LF357 R = 1.25 k
- Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability. $C_{L(MAX)} \approx 0.01~\mu F$.
- Overshoot \leq 20%, Settling time (t_s) \simeq 5 μs



9 Power Supply Recommendations

See the *Recommended Operating Conditions* for the minimum and maximum values for the supply input voltage and operating junction temperature.

10 Layout

10.1 Layout Guidelines

10.1.1 Printed-Circuit-Board Layout For High-Impedance Work

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PCB. When one wishes to take advantage of the low input bias current of the LF356-MIL, typically less than 30 pA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PCB, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the inputs of the LF356-MIL and the terminals of capacitors, diodes, conductors, resistors, relay terminals, and so forth, connected to the inputs of the op amp, as in Figure 39. To have a significant effect, guard rings must be placed on both the top and bottom of the PCB. This PC foil must then be connected to a voltage that is at the same voltage as the amplifier inputs, because no leakage current can flow between two points at the same potential. For example, a PCB trace-to-pad resistance of $10 \text{ T}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5-V bus adjacent to the pad of the input. If a guard ring is used and held close to the potential of the amplifier inputs, it will significantly reduce this leakage current.




Figure 35. Inverting Amplifier




Figure 36. Noninverting Amplifier



Layout Guidelines (continued)





Figure 37. Typical Connections Of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PCB for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PCB: Do not insert the input pin of the amplifier into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PCB construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 38.



(Input pins are lifted out of PCB and soldered directly to components. All other pins connected to PCB).

Figure 38. Air Wiring

Another potential source of leakage that might be overlooked is the device package. When the LF356-MIL is manufactured, the device is always handled with conductive finger cots. This is to assure that salts and skin oils do not cause leakage paths on the surface of the package. We recommend that these same precautions be adhered to, during all phases of inspection, test and assembly.

10.2 Layout Example




Figure 39. Examples Of Guard Ring In PCB Layout



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

BI-FET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LF356 MWC	ACTIVE	WAFERSALE	YS	0	1	RoHS & Green	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LF356H	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 70	(LF356H, LF356H)	Samples
LF356H/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 70	(LF356H, LF356H)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Sep-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated