



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.3 Feature Description .....	<b>9</b>
<b>2 Applications</b> .....	<b>1</b>	7.4 Device Functional Modes .....	<b>10</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Applications and Implementation</b> .....	<b>13</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Applications Information .....	<b>13</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application .....	<b>15</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Layout</b> .....	<b>17</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	9.1 Layout Guidelines .....	<b>17</b>
6.2 ESD Ratings .....	<b>4</b>	<b>10 Device and Documentation Support</b> .....	<b>18</b>
6.3 Recommended Operating Conditions .....	<b>4</b>	10.1 Receiving Notification of Documentation Updates .....	<b>18</b>
6.4 Thermal Information .....	<b>4</b>	10.2 Community Resources .....	<b>18</b>
6.5 Electrical Characteristics .....	<b>5</b>	10.3 Trademarks .....	<b>18</b>
6.6 Typical Characteristics .....	<b>6</b>	10.4 Electrostatic Discharge Caution .....	<b>18</b>
<b>7 Detailed Description</b> .....	<b>9</b>	10.5 Glossary .....	<b>18</b>
7.1 Overview .....	<b>9</b>	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>18</b>
7.2 Functional Block Diagram .....	<b>9</b>		


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (December 2009) to Revision G	Page
• Changed layout of National Data Sheet to TI format .....	<b>16</b>

Changes from Revision G (April 2013) to Revision H	Page
• Added <i>Application and Implementation</i> section, <i>Device Information</i> table, <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	<b>1</b>
• Deleted Simple Switcher from Title .....	<b>1</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		DESCRIPTION
NO.	NAME	
1,9,10,12,19,20	N/C	No Connection These pins must be left unconnected.
2, 3	SW	Switching Node Internally connected to the buck switch source. Connect to output inductor.
4, 5	VIN	Input supply voltage Supply pin to the device. Nominal input range is 4.5 V to 36 V.
6	BST	Connection for bootstrap capacitor Connect a 0.033 $\mu$ F capacitor from SW pin to this pin. An internal diode charges the capacitor during the high-side switch off-time.
7	GND	Analog Ground Ground for all internal circuitry other than the synchronous switches.
8	SS	Soft-start An internal 8 $\mu$ A current source charges an external capacitor to provide the soft- start function.
11	TST	Test mode enable pin Force the device into test mode. Must be connected to ground for normal operation.
13	FB	Feedback Internally connected to the regulation and over-voltage comparators. The regulation setting is 0.8 V at this pin. Connect to feedback divider.
14	EN	Enable pin Connect a voltage higher than 1.26 V to enable the regulator.
15	RON	On-time Control An external resistor from VIN to this pin sets the high-side switch on-time.
16	VCC	Start-up regulator Output Nominally regulated to 6 V. Connect a capacitor of not less than 680 nF between VCC and GND for stable operation.
17, 18	PGND	Power Ground Synchronous rectifier MOSFET source connection. Tie to power ground plane.
DAP	EP	Exposed Pad Thermal connection pad, connect to GND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
V <sub>IN</sub> , RON to GND	–0.3	40	V
SW to GND	–0.3	40	V
SW to GND (Transient)	–2	(< 100 ns)	V
V <sub>IN</sub> to SW	–0.3	40	V
BST to SW	–0.3	7	V
All Other Inputs to GND	–0.3	7	V
Junction Temperature, T <sub>J</sub>	–65	150	°C
Storage temperature, T <sub>stg</sub>		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

### 6.2 ESD Ratings

	VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)(2)</sup>	±2	kV

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage Range V <sub>IN</sub>	4.5	36	V
Junction Temperature Range T <sub>J</sub>	–40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	LM3100	UNIT
	PWP (HTSSOP)	
	20 PINS	
R <sub>θJC</sub> Junction-to-case thermal resistance	6.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics


at  $T_J = 25^\circ\text{C}$ , and  $V_{IN} = 18\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$  (unless otherwise noted).<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
START-UP REGULATOR, V <sub>CC</sub>							
V <sub>CC</sub>	Output voltage	C <sub>CC</sub> = 680 nF, no load	T <sub>J</sub> = −40°C to 125°C	5.0	6.0	7.2	V
V <sub>IN</sub> - V <sub>CC</sub>	Dropout voltage	I <sub>CC</sub> = 2 mA	T <sub>J</sub> = −40°C to 125°C		50	140	mV
		I <sub>CC</sub> = 20 mA	T <sub>J</sub> = −40°C to 125°C		350	570	
I <sub>VCC</sub>	Current limit <sup>(1)</sup>	V <sub>CC</sub> = 0 V	T <sub>J</sub> = −40°C to 125°C	40	65		mA
V <sub>CC-UVLO</sub>	Under-voltage lockout threshold	V <sub>IN</sub> increasing	T <sub>J</sub> = −40°C to 125°C	3.6	3.75	3.85	V
V <sub>CC-UVLO-HYS</sub>	UVLO hysteresis	V <sub>IN</sub> decreasing			130		mV
t <sub>VCC-UVLO-D</sub>	UVLO filter delay				3		μs
I <sub>IN</sub>	Operating current	No switching, V <sub>FB</sub> = 1 V	T <sub>J</sub> = −40°C to 125°C		0.7	1	mA
I <sub>IN-SD</sub>	Operating current, Device shutdown	V <sub>EN</sub> = 0 V	T <sub>J</sub> = −40°C to 125°C		17	30	μA
SWITCHING CHARACTERISTICS							
R <sub>DS-UP-ON</sub>	Main MOSFET R <sub>ds(on)</sub>		T <sub>J</sub> = −40°C to 125°C		0.18	0.35	Ω
R <sub>DS- DN-ON</sub>	Syn. MOSFET R <sub>ds(on)</sub>		T <sub>J</sub> = −40°C to 125°C		0.11	0.2	Ω
V <sub>G-UVLO</sub>	Gate drive voltage UVLO	V <sub>BST</sub> - V <sub>SW</sub> increasing	T <sub>J</sub> = −40°C to 125°C		3.3	4	V
SOFT-START							
I <sub>SS</sub>	SS pin source current	V <sub>SS</sub> = 0.5 V	T <sub>J</sub> = −40°C to 125°C	6	8	9.8	μA
CURRENT LIMIT							
I <sub>CL</sub>	Syn. MOSFET current limit threshold				1.9		A
ON/OFF TIMER							
t <sub>ON</sub>	ON timer pulse width	V <sub>IN</sub> = 10 V, R <sub>ON</sub> = 100 kΩ		1.38		μs	
		V <sub>IN</sub> = 30 V, R <sub>ON</sub> = 100 kΩ		0.47			
t <sub>ON-MIN</sub>	ON timer minimum pulse width			200		ns	
t <sub>OFF</sub>	OFF timer pulse width			260		ns	
ENABLE INPUT							
V <sub>EN</sub>	EN Pin input threshold	V <sub>EN</sub> rising	T <sub>J</sub> = −40°C to 125°C	1.236	1.26	1.285	V
V <sub>EN-HYS</sub>	Enable threshold hysteresis	V <sub>EN</sub> falling		90		mV	
REGULATION and OVER-VOLTAGE COMPARATOR							
V <sub>FB</sub>	In-regulation feedback voltage	V <sub>SS</sub> ≥ 0.8 V	T <sub>J</sub> = −40°C to 125°C	0.784	0.8	0.816	V
		V <sub>SS</sub> ≥ 0.8 V	T <sub>J</sub> = −40°C to 125°C	0.788		0.812	
V <sub>FB-OV</sub>	Feedback over-voltage threshold		T <sub>J</sub> = −40°C to 125°C	0.894	0.920	0.940	V
I <sub>FB</sub>			T <sub>J</sub> = −40°C to 125°C		5	100	nA
THERMAL SHUTDOWN							
T <sub>SD</sub>	Thermal shutdown temperature	T <sub>J</sub> rising		165		°C	
T <sub>SD-HYS</sub>	Thermal shutdown temperature hysteresis	T <sub>J</sub> falling		20		°C	


(1)  $V_{CC}$  provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

## 6.6 Typical Characteristics


All curves taken at  $V_{IN} = 18\text{ V}$  with configuration in typical application circuit for  $V_{OUT} = 3.3\text{ V}$  shown in this datasheet.  $T_A = 25^\circ\text{C}$ , unless otherwise specified.




**Figure 1. Quiescent Current,  $I_{IN}$  vs  $V_{IN}$**




**Figure 2.  $V_{CC}$  vs  $I_{CC}$**




**Figure 3.  $V_{CC}$  vs  $V_{IN}$**



**Figure 4.  $T_{ON}$  vs  $V_{IN}$**




**Figure 5. Switching Frequency,  $F_{SW}$  vs  $V_{IN}$**




**Figure 6.  $V_{FB}$  vs Temperature**

## Typical Characteristics (continued)


All curves taken at  $V_{IN} = 18\text{ V}$  with configuration in typical application circuit for  $V_{OUT} = 3.3\text{ V}$  shown in this datasheet.  $T_A = 25^\circ\text{C}$ , unless otherwise specified.




**Figure 7.  $R_{DS(ON)}$  vs Temperature**




**Figure 8. Efficiency vs Load Current**




**Figure 9.  $V_{OUT}$  Regulation vs Load Current**



**Figure 10. Efficiency vs Load Current**




**Figure 11.  $V_{OUT}$  Regulation vs Load Current**



**Figure 12. Power Up**


## Typical Characteristics (continued)

All curves taken at  $V_{IN} = 18\text{ V}$  with configuration in typical application circuit for  $V_{OUT} = 3.3\text{ V}$  shown in this datasheet.  $T_A = 25^\circ\text{C}$ , unless otherwise specified.




TIME (1ms/DIV)  
 $V_{OUT} = 3.3\text{ V}, 1.5\text{ A Loaded}$

**Figure 13. Enable Transient**




TIME (1ms/DIV)  
 $V_{OUT} = 3.3\text{ V}, 1.5\text{ A Loaded}$

**Figure 14. Shutdown Transient**




TIME (1μs/DIV)  
 $V_{OUT} = 3.3\text{ V}, 1.5\text{ A Loaded}$

**Figure 15. Continuous Mode Operation**




TIME (1μs/DIV)  
 $V_{OUT} = 3.3\text{ V}, 0.15\text{ A Loaded}$

**Figure 16. Discontinuous Mode Operation**



TIME (4μs/DIV)  
 $V_{OUT} = 3.3\text{ V}, 0.15\text{ A} - 1.5\text{ A Load}$

**Figure 17. CCM to DCM Transition**



TIME (400μs/DIV)  
 $V_{OUT} = 3.3\text{ V}, 0.15\text{ A} - 1.5\text{ A Load}$  Current slew-rate:  $2.5\text{ A}/\mu\text{s}$

**Figure 18. Load Transient**





## Feature Description (continued)

$$F_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{20} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^2} \quad (1)$$

In continuous conduction mode (CCM), current always flows through the inductor and never reaches zero during the off-time. In this mode, the operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

$$F_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R_{ON}} \quad (2)$$

The output voltage is set by two external resistors ( $R_{FB1}$ ,  $R_{FB2}$ ). The regulated output voltage is calculated as follows:

$$V_{OUT} = 0.8 \text{ V} \times (R_{FB1} + R_{FB2})/R_{FB2} \quad (3)$$

## 7.4 Device Functional Modes

### 7.4.1 Start-up Regulator ( $V_{CC}$ )

The start-up regulator is integrated within LM3100. The input pin ( $V_{IN}$ ) can be connected directly to line voltage up to 36 V, with transient capability of 40 V. The  $V_{CC}$  output regulates at 6 V, and is current limited to 65 mA. Upon power up, the regulator sources current into the external capacitor at  $V_{CC}$  ( $C_{VCC}$ ).  $C_{VCC}$  must be at least 680 nF for stability. When the voltage on the  $V_{CC}$  pin reaches the under-voltage lockout threshold of 3.75 V, the buck switch is enabled and the Soft-start pin is released to allow the soft-start capacitor ( $C_{SS}$ ) to charge.

The minimum input voltage is determined by the dropout voltage of  $V_{CC}$  regulator, and the  $V_{CC}$  UVLO falling threshold ( $\approx 3.7$  V). If  $V_{IN}$  is less than  $\approx 4.0$  V, the  $V_{CC}$  UVLO activates to shut off the output.

### 7.4.2 Regulation Comparator

The feedback voltage at FB pin is compared to the internal reference voltage of 0.8 V. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 0.8 V. The buck switch stays on for the on-time, causing the FB voltage to rise above 0.8 V. After the on-time period, the buck switch stays off until the FB voltage falls below 0.8 V again. Bias current at the FB pin is nominally 100 nA.

### 7.4.3 Over-Voltage Comparator

The voltage at FB pin is compared to an internal 0.92 V reference. If the feedback voltage rises above 0.92 V the on-time pulse is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. Once the OVP is activated, the buck switch remains off until the voltage at FB pin falls below 0.92 V. The low side switch will stay on to discharge the inductor energy until the inductor current decays to zero. The low side switch will be turned off.

### 7.4.4 ON-Time Timer, Shutdown

The ON-Time of LM3100 main switch is determined by the  $R_{ON}$  resistor and the input voltage ( $V_{IN}$ ), and is calculated from:

$$t_{ON} = \frac{1.3 \times 10^{-10} \times R_{ON}}{V_{IN}} \quad (4)$$

The inverse relationship of  $t_{ON}$  and  $V_{IN}$  results in a nearly constant switching frequency as  $V_{IN}$  is varied.  $R_{ON}$  should be selected for a minimum on-time (at maximum  $V_{IN}$ ) greater than 200 ns for proper current limit operation. This requirement limits the maximum frequency for each application, depending on  $V_{IN}$  and  $V_{OUT}$ , calculated from [Equation 5](#):

$$F_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 200 \text{ ns}} \quad (5)$$

The LM3100 can be remotely shut down by taking the EN pin below 1.1 V. Refer to [Figure 19](#). In this mode the SS pin is internally grounded, the on-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume.

## Device Functional Modes (continued)

For normal operation, the voltage at the EN pin is set between 1.5 V and 3.0 V, depending on  $V_{IN}$  and the external pull-up resistor. For all cases, this voltage must be limited not to exceed 7 V.




Figure 19. Shutdown Implementation

### 7.4.5 Current Limit

Current limit detection occurs during the off-time by monitoring the re-circulating current through the low-side synchronous switch. Referring to Functional Block Diagram, when the buck switch is turned off, inductor current flows through the load, into PGND, and through the internal low-side synchronous switch. If that current exceeds 1.9 A the current limit comparator toggles, forcing a delay to the start of the next on-time period. The next cycle starts when the re-circulating current falls back below 1.9 A and the voltage at FB is below 0.8 V. The inductor current is monitored during the low-side switch on-time. As long as the overload condition persists and the inductor current exceeds 1.9 A, the high-side switch will remain inhibited. The operating frequency is lower during an over-current due to longer than normal off-times.

Figure 20 illustrates an inductor current waveform, the average inductor current is equal to the output current,  $I_{OUT}$  in steady state. When an overload occurs, the inductor current will increase until it exceeds the current limit threshold, 1.9 A. Then the control keeps the high-side switch off until the inductor current ramps down below 1.9 A. Within each on-time period, the current ramps up an amount equal to:

$$\Delta I = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{L} \quad (6)$$

During this time the LM3100 is in a constant current mode, with an average load current ( $I_{OCL}$ ) equal to  $1.9 \text{ A} + \Delta I/2$ .




Figure 20. Inductor Current - Current Limit Operation

### 7.4.6 N-Channel Buck Switch and Driver


The LM3100 integrates an N-Channel buck (high-side) switch and associated floating high voltage gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 33 nF capacitor ( $C_{BST}$ ) connected between BST and SW pins provides voltage to the high-side driver during the buck switch on-time. During each off-time, the SW pin falls to approximately  $-1 \text{ V}$  and  $C_{BST}$  charges from the  $V_{CC}$  supply through the internal diode. The minimum off-time of 260 ns ensures adequate time each cycle to recharge the bootstrap capacitor.

## Device Functional Modes (continued)

### 7.4.7 Soft-Start

The soft-start feature allows the converter to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. Upon turn-on, after  $V_{CC}$  reaches the under-voltage threshold, an internal 8  $\mu\text{A}$  current source charges up the external capacitor at the SS pin. The ramping voltage at SS (and the non-inverting input of the regulation comparator) ramps up the output voltage in a controlled manner.

An internal switch grounds the SS pin if any of the following cases happen: (i)  $V_{CC}$  falls below the under-voltage lock-out threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the converter can be disabled by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin to return to pull high and the output voltage returns to normal. The shut-down configuration is shown in [Figure 21](#).



**Figure 21. Alternate Shutdown Implementation**

### 7.4.8 Thermal Protection

The LM3100 should be operated so the junction temperature does not exceed the maximum limit. An internal Thermal Shutdown circuit, which activates (typically) at 165°C, takes the controller to a low power reset state by disabling the buck switch and the on-timer, and grounding the SS pin. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below 145°C (typical hysteresis = 20°C), the SS pin is released and normal operation resumes.

## 8 Applications and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Applications Information

#### 8.1.1 External Components

The following guidelines can be used to select the external components.

##### 8.1.1.1 $R_{FB1}$ and $R_{FB2}$

The ratio of these resistors is calculated from:

$$\frac{R_{FB1}}{R_{FB2}} = \frac{V_{OUT}}{0.8V} - 1 \quad (7)$$

$R_{FB1}$  and  $R_{FB2}$  should be chosen from standard value resistors in the range of 1.0 k $\Omega$  - 10 k $\Omega$  which satisfy the above ratio.

For  $V_{OUT} = 0.8$  V, the FB pin can be connected to the output directly. However, the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected. This minimum load is about 10  $\mu$ A and can be implemented by adding a pre-load resistor to the output.

##### 8.1.1.2 $R_{ON}$

The minimum value for  $R_{ON}$  is calculated from:

$$R_{ON} \geq \frac{200 \text{ ns} \times V_{IN(MAX)}}{1.3 \times 10^{-10}} \quad (8)$$

Equation 2 in [Hysteretic Control Circuit Overview](#) section can be used to select  $R_{ON}$  if a specific frequency is desired as long as the above limitation is met.

##### 8.1.1.3 $L$

The main parameter affected by the inductor is the output current ripple amplitude ( $I_{OR}$ ). The maximum allowable ( $I_{OR}$ ) must be determined at both the minimum and maximum nominal load currents. At minimum load current, the lower peak must not reach 0 A. At maximum load current, the upper peak must not exceed the current limit threshold (1.9 A). The allowable ripple current is calculated from the following equations:

$$I_{OR(MAX1)} = 2 \times I_{O(min)} \quad (9)$$

or


$$I_{OR(MAX2)} = 2 \times (1.9 \text{ A} - I_{O(max)}) \quad (10)$$

The lesser of the two ripple amplitudes calculated above is then used in the following equation:


$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{I_{OR} \times F_S \times V_{IN}} \quad (11)$$

where  $V_{IN}$  is the maximum input voltage and  $F_S$  is determined from [Equation 1](#). This provides a value for  $L$ . The next larger standard value should be used.  $L$  should be rated for the  $I_{PK}$  current level shown in [Figure 20](#).

## Applications Information (continued)



**Figure 22. Inductor Selector for  $V_{OUT} = 3.3\text{ V}$**



**Figure 23. Inductor Selector for  $V_{OUT} = 0.8\text{ V}$**

### 8.1.1.4 $C_{VCC}$

The capacitor on the  $V_{CC}$  output provides not only noise filtering and stability, but also prevents false triggering of the  $V_{CC}$  UVLO at the buck switch on/off transitions. For this reason,  $C_{VCC}$  should be no smaller than 680 nF for stability, and should be a good quality, low ESR, ceramic capacitor.

### 8.1.1.5 $C_O$ and $C_{O3}$

$C_O$  should generally be no smaller than 10  $\mu\text{F}$ . Experimentation is usually necessary to determine the minimum value for  $C_O$ , as the nature of the load may require a larger value. A load which creates significant transients requires a larger value for  $C_O$  than a fixed load.

$C_{O3}$  is a small value ceramic capacitor to further suppress high frequency noise at  $V_{OUT}$ . A 47 nF is recommended, located close to the LM3100.

### 8.1.1.6 $C_{IN}$ and $C_{IN3}$

$C_{IN}$ 's purpose is to supply most of the switch current during the on-time, and limit the voltage ripple at  $V_{IN}$ , assume the voltage source feeding  $V_{IN}$  has an output impedance greater than zero. If the source's dynamic impedance is high (effectively a current source),  $C_{IN}$  supplies the average input current, but not the ripple current.

At maximum load current, when the buck switch turns on, the current into  $V_{IN}$  suddenly increases to the lower peak of the inductor's ripple current, ramps up to the peak value, then drop to zero at turn-off. The average current during the on-time is the load current. For a worst case calculation,  $C_{IN}$  must supply this average load current during the maximum on-time.  $C_{IN}$  is calculated from:

## Applications Information (continued)

$$C_{IN} = \frac{I_{OUT} \times t_{ON}}{\Delta V} \quad (12)$$

where  $I_{OUT}$  is the load current,  $t_{ON}$  is the maximum on-time, and  $\Delta V$  is the allowable ripple voltage at  $V_{IN}$ .

$C_{IN3}$ 's purpose is to help avoid transients and ringing due to long lead inductance at  $V_{IN}$ . A low ESR, 0.1  $\mu F$  ceramic chip capacitor is recommended, located close to the LM3100.

### 8.1.1.7 $C_{BST}$

The recommended value for  $C_{BST}$  is 33 nF. A high quality ceramic capacitor with low ESR is recommended as  $C_{BST}$  supplies a surge current to charge the buck switch gate at turn-on. A low ESR also helps ensure a complete recharge during each off-time.

### 8.1.1.8 $C_{SS}$

The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage at the regulation comparator, and the output voltage, to reach their final value. The time is determined from the following:

$$t_{SS} = \frac{C_{SS} \times 0.8V}{8 \mu A} \quad (13)$$

### 8.1.1.9 $C_{FB}$

If output voltage is higher than 1.6 V, this feedback capacitor is needed for Discontinuous Conduction Mode to improve the output ripple performance, the recommended value for  $C_{FB}$  is 10 nF.

## 8.2 Typical Application





Figure 24. Typical Application Schematic for  $V_{OUT} = 3.3 V$

**LM3100**

SNVS421H – JANUARY 2006 – REVISED OCTOBER 2017

[www.ti.com](http://www.ti.com)
**Typical Application (continued)**

**Figure 25. Typical Application Schematic for  $V_{OUT} = 0.8$  V**



## 9 Layout

### 9.1 Layout Guidelines

#### 9.1.1 PC Board Layout

The LM3100 regulation, over-voltage, and current limit comparators are very fast, and will respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all external components must be as close as possible to their associated pins. Refer to the functional block diagram, the loop formed by  $C_{IN}$ , the high and low-side switches internal to the IC, and the PGND pin should be as small as possible. The PGND connection to  $C_{IN}$  should be as short and direct as possible. There should be several vias connecting the  $C_{IN}$  ground terminal to the ground plane placed as close to the capacitor as possible. The boost capacitor should be connected as close to the SW and BST pins as possible. The feedback divider resistors and the  $C_{FB}$  capacitor should be located close to the FB pin. A long trace run from the top of the divider to the output is generally acceptable since this is a low impedance node. Ground the bottom of the divider directly to the GND (pin 7). The output capacitor,  $C_{OUT}$ , should be connected close to the load and tied directly into the ground plane. The inductor should connect close to the SW pin with as short a trace as possible to help reduce the potential for EMI (electro-magnetic interference) generation.

If it is expected that the internal dissipation of the LM3100 will produce excessive junction temperatures during normal operation, good use of the PC board's ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the IC package can be soldered to a ground plane and that plane should extend out from beneath the IC to help dissipate the heat. The exposed pad is internally connected to the IC substrate. Additionally the use of thick copper traces, where possible, can help conduct heat away from the IC. Using numerous vias to connect the die attach pad to an internal ground plane is a good practice. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.

## 10 Device and Documentation Support

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 10.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3100MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH	<a href="#">Samples</a>
LM3100MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3100MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3100MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0


## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM3100MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06

PWP0020A



MXA20A (Rev C)



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated