

# LM34919C-Q1 Ultra Small 50V, 600 mA Constant On-Time Buck Switching Regulator

Check for Samples: [LM34919C-Q1](#)

## FEATURES


- AEC-Q100 qualified ( $T_j = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ )
- Maximum Switching Frequency: 2.6 MHz
- Input Voltage Range: 4.5 V to 50 V
- Integrated N-Channel buck switch
- Integrated Start-Up Regulator
- No Loop Compensation Required
- Ultra-Fast Transient Response
- Operating Frequency Remains Constant with Load Current and Input Voltage
- Adjustable Output Voltage
- Power Good Output
- Enable Input
- Valley Current Limit at 0.64 A Typical
- Precision Internal Voltage Reference
- Low  $I_Q$  Shutdown ( $<10\ \mu\text{A}$ )
- Highly Efficient Operation
- Thermal Shutdown
- 12-Bump 2 mm x 2 mm DSBGA and 12-pin 4 mm x 4 mm WSON Packages

## APPLICATIONS

- Automotive Safety and Infotainment
- High Efficiency Point-of-Load (POL) Regulator
- Telecommunication Buck Regulator
- Secondary Side Post Regulator

## DESCRIPTION

The LM34919C Step Down Switching Regulator features all of the functions needed to implement a low-cost, efficient, buck bias regulator capable of supplying 0.6 A to the load. This buck regulator contains an N-Channel Buck Switch and is available in DSBGA and WSON packages. The constant on-time feedback regulation scheme requires no loop compensation, results in fast load transient response, and simplifies circuit implementation. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The valley current limit results in a smooth transition from constant voltage to constant current mode when current limit is detected, reducing the frequency and output voltage, without the use of foldback. Additional features include: Power Good, enable, VCC undervoltage lockout, thermal shutdown, gate drive undervoltage lockout, and maximum duty cycle limiter.



**Figure 1. Basic Step Down Regulator**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)</sup>

	VALUE	UNIT
V <sub>IN</sub> , EN, RON to RTN	65	V
BST to RTN	79	V
SW to RTN (Steady State)	–1.5 to 65	V
SW to V <sub>IN</sub>	+0.3	V
BST to VCC	65	V
BST to SW	14	V
VCC to RTN	14	V
PGD	14	V
SGND to RTN	–0.3 to 0.3	V
SS to RTN	–0.3 to 4	V
FB to RTN	–0.3 to 7	V
Storage Temperature Range	–65 to 150	°C
ESD Rating HBM	2	kV
Junction Temperature	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the devices at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### Recommended Operating Conditions<sup>(1)</sup>

	VALUE	UNIT
V <sub>IN</sub>	4.5 to 50	V
Junction Temperature	–40 to 125	°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which the device is intended to be fully functional. For verified specifications and test conditions, see [Electrical Characteristics](#).

## Electrical Characteristics

Unless otherwise specified, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$ ,  $R_{ON} = 100\text{ k}\Omega$ . Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only.


Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>EN Power Up Feature (EN Pin)</b>						
EN	EN Threshold	EN rising		2.1	3.0	V
	EN Disable Threshold	EN falling	0.5	1.3		V
	EN Input Current	$EN = V_{IN} = 12\text{ V}$		10	50	$\mu\text{A}$
$I_{SD}$	$V_{IN}$ Shutdown Current	$EN = 0\text{ V}$		1	8	$\mu\text{A}$
<b>Start-Up Regulator, VCC</b>						
$V_{CCReg}$	$V_{CC}$ Regulated Output	$V_{IN} = 12\text{ V}$	6.1	7	7.6	V
		$V_{IN} = 4.5\text{ V}$ , $I_{CC} = 3\text{ mA}$		4.43		V
	$V_{IN} - V_{CC}$ Dropout Voltage	$I_{CC} = 0\text{ mA}$ , Non-Switching $V_{CC} = UVLO_{VCC} + 250\text{ mV}$		20		mV
	$V_{CC}$ Output Impedance	$0\text{ mA} \leq I_{CC} \leq 5\text{ mA}$ , $V_{IN} = 4.5\text{ V}$		16		$\Omega$
		$0\text{ mA} \leq I_{CC} \leq 5\text{ mA}$ , $V_{IN} = 8\text{ V}$		8		
$V_{CC}$ Current Limit	$V_{CC} = 0\text{ V}$		27		mA	
$UVLO_{VCC}$	$V_{CC}$ Under-Voltage Lockout Threshold Measured at $V_{CC}$	$V_{CC}$ Increasing	3.4	3.75	4.1	V
		$V_{CC}$ Decreasing	3.25	3.6	3.95	
	$UVLO_{VCC}$ Hysteresis, at $V_{CC}$			150		mV
	$V_{CC}$ Under-Voltage Lock-Out Threshold Measured at $V_{IN}$	$V_{IN}$ Increasing, $I_{CC} = 3\text{ mA}$		3.90	4.50	V
	$V_{CC}$ Under-Voltage Lock-Out Threshold Measured at $V_{IN}$	$V_{IN}$ Decreasing, $I_{CC} = 3\text{ mA}$		3.80	4.25	
	$UVLO_{VCC}$ Filter Delay	100 mV Overdrive		3		$\mu\text{s}$
$I_Q$	$I_{IN}$ Operating Current	Non-Switching, $FB = 3\text{ V}$ , $SW = \text{Open}$		2.2	3.8	mA
<b>Switch Characteristics</b>						
$R_{ds(on)}$	Buck Switch $R_{ds(on)}$ (DSBGA)	$I_{TEST} = 200\text{ mA}$		0.35	0.9	$\Omega$
	Buck Switch $R_{ds(on)}$ (WSON-12)	$I_{TEST} = 200\text{ mA}$		0.45	1	
$UVLO_{GD}$	Gate Drive UVLO	$V_{BST} - V_{SW}$ Increasing	2.40	2.95	3.60	V
		$V_{BST} - V_{SW}$ Decreasing		2.82		
	UVLOGD Hysteresis			130		mV
<b>Soft-start Pin</b>						
$V_{SS}$	Pull-Up Voltage			2.52		V
	Internal Current Source	$V_{SS} = 1\text{ V}$		10.5		$\mu\text{A}$
<b>Current Limit</b>						
$I_{LIM}$	Threshold	Current out of $I_{SEN}$	0.52	0.64	0.76	A
	Resistance from $I_{SEN}$ to SGND			190		m $\Omega$
	Response Time			50		ns
<b>On Timer</b>						
$t_{ON-1}$	On-Time	$V_{IN} = 12\text{ V}$ , $R_{ON} = 100\text{ k}\Omega$		300		ns
$t_{ON-2}$	On-Time	$V_{IN} = 24\text{ V}$ , $R_{ON} = 100\text{ k}\Omega$		175		
$t_{ON-3}$	On-Time	$V_{IN} = 4.5\text{ V}$ , $R_{ON} = 100\text{ k}\Omega$		760		
<b>Off Timer</b>						
$t_{OFF}$	Minimum Off-time		100	120	150	ns

## Electrical Characteristics (continued)


Unless otherwise specified, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$ ,  $R_{ON} = 100\text{ k}\Omega$ . Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>Regulation and Over-Voltage Comparators (FB Pin)</b>						
$V_{REF}$	FB Regulation Threshold	SS pin = Steady State	2.47	2.52	2.57	V
	FB Over-Voltage Threshold			3.0		
	FB Bias Current	FB = 3 V		1		nA
<b>Power Good Feature (PGD Pin)</b>						
$PGD_{UV}$	PGD UV Threshold Rising, With Respect to $V_{REF}$	FB Increasing	87	92	97	%
	PGD UV Threshold Falling	FB Decreasing		90		
$PGD_{OV}$	PGD OV Threshold Rising	FB Increasing		120		
	PGD OV Threshold Falling	FB Decreasing		110		
$T_{d, PGD}$	PGD Delay	Falling Edge		10		us
$I_{PGD}$	PGD Pulldown	$V_{in} = 4.5\text{ V}$ , FB = 3 V, $V_{pg} = 0.1\text{ V}$	1			mA
<b>Thermal Shutdown</b>						
$T_{SD}$	Thermal Shutdown Temperature			175		$^{\circ}\text{C}$
	Thermal Shutdown Hysteresis			20		
<b>Thermal Resistance</b>						
$\theta_{JA}$	Junction to Ambient 0 LFPM Air Flow (DSBGA Packages)			61		$^{\circ}\text{C}/\text{W}$
	For WSON Package (Exposed Pad)			50		


**PIN DESCRIPTIONS**



**Figure 2. DSBGA Package Bump View**



**Figure 3. DSBGA Package Top View**



**Figure 4. WSON Top View**

**Pin Descriptions**

PIN NUMBER	PIN NUMBER (WSO-12)	NAME	DESCRIPTION	APPLICATION INFORMATION
A1	6	RON	On-time control and shutdown	An external resistor from VIN to this pin sets the buck switch on-time.
A2	5	RTN	Circuit Ground	Ground for all internal circuitry other than the current limit detection.
A3	7	FB	Feedback input from the regulated output	Internally connected to the regulation and overvoltage comparators. The regulation level is 2.52 V (typ.).
B1	4	SGND	Sense Ground	Re-circulating current flows into this pin to the current sense resistor.

### Pin Descriptions (continued)

PIN NUMBER	PIN NUMBER (WSON-12)	NAME	DESCRIPTION	APPLICATION INFORMATION
B2	9	PGD	Power Good	Open drain. Logic output indicates when the voltage at the FB pin has increased above 92% of the internal reference. The falling threshold for PGD is 90% of the internal reference. An external pull-up resistor connecting PGD pin to a voltage less than 14 V is required.
B3	8	SS	Soft-start	An internal current source charges an external capacitor to 2.52 V, providing the soft-start function.
C1	2	ISEN	Current sense	The re-circulating current flows through the internal sense resistor and out of this pin to the free-wheeling diode. Valley current limit is nominally set at 0.64 A.
C2	3	EN	Enable Pin	Pull low to disable the part for low shutdown current. Shutdown threshold is 1.3 V (typ).
C3	10	VCC	Output from the startup regulator	Nominally regulated at 7.0 V. An external voltage (7 V - 14 V) can be applied to this pin to reduce internal dissipation. An internal diode connects V <sub>CC</sub> to VIN.
D1	1	VIN	Input supply voltage	Nominal input range is 4.5 V to 50 V.
D2	12	SW	Switching Node	Internally connected to the buck switch source. Connects to the inductor, free-wheeling diode, and bootstrap capacitor.
D3	11	BST	Boost pin for bootstrap capacitor	Connect a 0.022 μF capacitor from SW to this pin. The capacitor is charged from V <sub>CC</sub> via an internal diode during each off-time.
	EP (WSON Only)			Exposed pad should be connected to RTN pin and system ground for proper cooling.
















Figure 5. Functional Block Diagram

### Typical Performance Characteristics
















Typical Performance Characteristics (continued)




**Typical Performance Characteristics (continued)**



Typical Performance Characteristics (continued)





**Figure 6. Start-Up Sequence**

## Functional Description

### Device Information

The LM34919C Step Down Switching Regulator features all the functions needed to implement a low cost, efficient buck bias power converter capable of supplying 600 mA to the load. This high voltage regulator is easy to implement and is available in DSBGA and WSON packages. The regulator's operation is based on a constant on-time control scheme, where the on-time is determined by  $V_{IN}$ . This feature allows the operating frequency to remain relatively constant with load and input voltage variations. The feedback control requires no loop compensation resulting in fast load transient response. The valley current limit detection circuit, internally set at 0.64 A, holds the buck switch off until the high current level subsides. This scheme protects against excessively high current if the output is short-circuited when  $V_{IN}$  is high.

The LM34919C can be applied in numerous applications to efficiently step down higher voltages. Additional features include: Thermal shutdown,  $V_{CC}$  undervoltage lockout, gate drive undervoltage lockout, maximum duty cycle limiter, power good, and enable.

### Control Circuit Overview

The LM34919C buck DC-DC regulator employs a control scheme based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (2.52 V). If the FB voltage is below the reference the N-channel buck switch is turned on for a time period determined by the input voltage and a programming resistor  $R_{ON}$ . Following the on-time the switch remains off until the FB voltage falls below the reference but not less than the minimum off-time. The buck switch then turns on for another on-time period. Typically, during start-up, or when the load current increases suddenly, the off-times are at the minimum. Once regulation is established, in steady state operations, the off-times are longer and automatically adjust to produce the SW pin duty cycle required for output regulation.

When in regulation, the LM34919C operates in continuous conduction mode at heavy load currents and discontinuous conduction mode at light load currents. In continuous conduction mode current always flows through the inductor, never reaching zero during the off-time. In this mode the operating frequency remains relatively constant with load and line variations. The minimum load current for continuous conduction mode is one-half the inductor's ripple current amplitude. The operating frequency is approximately:

$$F_S = \frac{V_{OUT}}{R_{ON} \times 35.5 \times 10^{-12}} \text{ Hz} \quad (1)$$

The buck switch duty cycle is approximately equal to:

$$DC = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{V_{OUT}}{V_{IN}} \quad (2)$$

In discontinuous conduction mode, current through the inductor ramps up from zero to a peak during the on-time, then ramps back to zero before the end of the off-time. The next on-time period starts when the voltage at FB falls below the reference. Until then the inductor current remains zero, and the load current is supplied by the output capacitor. In this mode the operating frequency is lower than in continuous conduction mode, and varies with load current. Conversion efficiency is maintained at light loads since the switching losses decrease with the reduction in load and frequency.

The output voltage is set by two external resistors (R1, R2). The regulated output voltage is calculated as follows:

$$V_{OUT} = 2.52 \times (R1 + R2) / R2 \quad (3)$$


Output voltage regulation is based on ripple voltage at the feedback input, normally obtained from the output voltage ripple through the feedback resistors. The LM34919C requires a minimum of 25 mV of ripple voltage at the FB pin. In cases where the output capacitor's ESR is insufficient additional series resistance may be required (R3).

### Start-Up Regulator, $V_{CC}$

The start-up regulator is integral to the LM34919C. The input pin (VIN) can be connected directly to line voltage up to 50 V with transient capability to 65 V. The  $V_{CC}$  output regulates at 7.0 V and is current limited at 27 mA. Upon power up, the regulator sources current into the external capacitor at VCC (C3). When the voltage on the VCC pin reaches the undervoltage lockout rising threshold of 3.75 V, the buck switch is enabled and the soft-start pin is released to allow the soft-start capacitor (C6) to charge up.

The minimum input voltage is determined by the  $V_{CC}$  UVLO falling threshold ( $\approx 3.6$  V). When  $V_{CC}$  falls below the falling threshold the  $V_{CC}$  UVLO activates to shut off the output. If  $V_{CC}$  is externally loaded, the minimum input voltage increases.

To reduce power dissipation in the start-up regulator, an auxiliary bias voltage can be diode connected to the  $V_{CC}$  pin (see [Figure 7](#)). Setting the auxiliary bias voltage between 7.6 V and 14 V shuts off the internal regulator reducing internal power dissipation. The sum of the auxiliary voltage and the input voltage ( $V_{CC} + V_{IN}$ ) cannot exceed 79 V. An internal diode connects VCC to VIN. (See [Figure 5](#)).



**Figure 7. Self Biased Configuration**

### Regulation Comparator

The feedback voltage at FB is compared to the voltage at the soft-start pin. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 2.52 V. The buck switch stays on for the programmed on-time causing the FB voltage to rise above 2.52 V. After the on-time period, the buck switch stays off until the FB voltage falls below 2.52 V. Input bias current at the FB pin is less than 100 nA over temperature.

### Overvoltage Comparator and Undervoltage Comparator

The voltage at FB is compared to an internal overvoltage comparator reference (120% of internal reference voltage). If the voltage at FB rises above this reference, the on-time pulse is immediately terminated. This condition can occur if the input voltage or the output load changes suddenly, or if the inductor (L1) saturates. The buck switch remains off until the voltage at FB falls below 2.52 V.

When the FB pin voltage rises above the undervoltage comparator voltage reference (92% of the internal reference voltage), the PGD pin is released and is pulled high by the external pull-up resistor. When the FB pin voltage measures less than 90% of the internal reference voltage, the PGD pin switches low.

### ON-Time Timer

The on-time is determined by the  $R_{ON}$  resistor and the input voltage ( $V_{IN}$ ), and is calculated from:

$$T_{ON} = \frac{R_{ON} \times 35.5 \times 10^{-12}}{V_{IN}} \text{ s} \quad (4)$$

The inverse relationship with  $V_{IN}$  results in a nearly constant frequency as  $V_{IN}$  is varied. To set a specific continuous conduction mode switching frequency ( $f_s$ ), the  $R_{ON}$  resistor is determined from the following:

$$R_{ON} = \frac{V_{OUT}}{f_s \times 35.5 \times 10^{-12}} \Omega \quad (5)$$

The minimum off-time limits the maximum duty cycle achievable with a low voltage at  $V_{IN}$ . The minimum on-time is limited to  $\approx 90$  ns.

### Enable

The LM34919C can be remotely shut down by forcing the Enable (EN) pin low. The bias and control circuits are turned off when EN is pulled below the enable shutdown falling threshold of 1.3 V (typ). In the shutdown mode the input current falls below 10  $\mu$ A. If remote shutdown feature is not needed the EN pin can be connected to the input voltage or any voltage greater than 3 V. In this case the device is enabled and disabled based on the VCC UVLO threshold.

## Current Limit


Current limit detection occurs during the off-time by monitoring the recirculating current through the free-wheeling diode (D1). Referring to [Figure 5](#), when the buck switch is turned off the inductor current flows out of ISEN and through D1. If the valley point of that current exceeds 0.64 A the current limit comparator output switches to delay the start of the next on-time period. The next on-time starts when the valley point of the current out of ISEN is below 0.64 A and the voltage at FB is below 2.52 V. If the overload condition persists causing the inductor current valley point to exceed 0.64 A during each cycle the operating frequency is lower due to longer-than-normal off-times.

[Figure 8](#) illustrates the inductor current waveform. During normal operation the load current is  $I_O$ , the average of the ripple waveform. When the load resistance decreases the current ratchets up until the lower peak reaches 0.64 A. During the Current Limited portion of [Figure 8](#), the current ramps down to 0.64 A during each off-time, initiating the next on-time (assuming the voltage at FB is  $<2.52$  V). During each on-time the current ramps up an amount equal to:

$$\Delta I = (V_{IN} - V_{OUT}) \times t_{ON} / L1 \tag{6}$$

During this time the LM34919C operates in a constant current mode with an average load current ( $I_{OCL}$ ) equal to  $0.64 \text{ A} + \Delta I/2$ .

Generally, in applications where the switching frequency is higher than  $\approx 300$  kHz and a relatively small value inductor is used, the higher  $dI/dt$  of the inductor's ripple current results in an effectively lower valley current limit threshold due to the response time of the current limit detection circuit. However, since the small value inductor results in a relatively high ripple current amplitude ( $\Delta I$  in [Figure 8](#)), the load current ( $I_{OCL}$ ) at current limit typically exceeds 640 mA.



**Figure 8. Inductor Current - Current Limit Operation**

## N - Channel Buck Switch and Driver

The LM34919C integrates an N-Channel buck switch and associated floating high side gate driver. The peak current allowed through the buck switch is 1.5 A, and the maximum allowed average current is 1 A. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.022  $\mu\text{F}$  capacitor (C4) connected between BST and SW provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately -1 V, and C4 charges from  $V_{CC}$  through the internal diode. The minimum off-time of LM34919C ensures sufficient time each cycle to recharge the bootstrap capacitor.

## Soft-Start

The soft-start feature allows the converter to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. Upon turn-on, after  $V_{CC}$  reaches the undervoltage threshold, an internal 10.5  $\mu\text{A}$  current source charges up the external capacitor at the SS pin to 2.52 V. The ramping voltage at SS (and the inverting input of the regulation comparator) ramps up the output voltage in a controlled manner.

An internal switch grounds the SS pin if  $V_{CC}$  is below the undervoltage lockout threshold, or if the EN pin is grounded.

## Power Good Output

The Power Good Output (PGD) indicates when the voltage at the FB pin is close to the internal 2.52 V reference voltage. The PGD pin remains low inside the device when the FB pin voltage is outside the range set by the PGDUV and PGDOV thresholds (see [Electrical Characteristics](#)). The PGD pin is internally connected to the drain of an N-channel MOSFET switch. An external pull-up resistor (RPGD), connected to an appropriate voltage not exceeding 14 V, is required at PGD to indicate the status of LM34919C to other circuitry. For best results, pull up the PGD pin to the output voltage. When PGD is low, the voltage at the pin is determined by the current into the pin. See the graph "PGD Low Voltage vs. Sink Current." Upon powering, as VIN is increased, PGD stays low until the output voltage takes the voltage at the FB pin above 92% of the internal reference voltage, at which time PGD switches high. As VIN is decreased (e.g., during shutdown), PGD remains high until the voltage at the FB pin falls below 90% (typ.) of the internal reference. PGD then switches low and remains low.

## Thermal Shutdown

The LM34919C should be operated such that the junction temperature does not exceed 125°C. If the junction temperature increases to 175°C (typical), an internal Thermal Shutdown circuit forces the controller to a low-power reset state by disabling the buck switch. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature reduces below 155°C (hysteresis = 20°C) normal operation resumes.



## APPLICATION INFORMATION

### External Components

The procedure for calculating the external components is illustrated with the following design example. Referring to [Figure 5](#), the circuit is to be configured for the following specifications:

- $V_{OUT} = 3.3\text{ V}$
- $V_{IN} = 4.5\text{ V to } 24\text{ V}$
- Minimum load current = 200 mA
- Maximum load current = 600 mA
- Switching Frequency = 1.5 MHz
- Soft-start time = 5 ms

**R1 and R2:** These resistors set the output voltage. The ratio of the feedback resistors is calculated from:

$$R1/R2 = (V_{OUT}/2.52\text{ V}) - 1 \quad (7)$$

For this example,  $R1/R2 = 0.32$ . R1 and R2 should be chosen from standard value resistors in the range of 1.0 k $\Omega$  - 10 k $\Omega$  which satisfy the above ratio. For this example, 2.49 k $\Omega$  is chosen for R2 and 787  $\Omega$  for R1.

**R<sub>ON</sub>:** This resistor sets the on-time and the switching frequency. The switching frequency must be less than 1.53 MHz to ensure the minimum forced on-time does not cause cycle skipping when operating at the maximum input voltage. The R<sub>ON</sub> resistor is calculated from [Equation 8](#):

$$R_{ON} = \frac{V_{OUT}}{F_{SW} \times 35.5 \times 10^{-12}} = 61.9\text{ k}\Omega \quad (8)$$

Check that this value resistor does not set an on-time less than 90 ns at maximum  $V_{IN}$ .

A standard value 61.9 k $\Omega$  resistor is used, resulting in a nominal frequency of 1.50 MHz. The minimum on-time is calculated  $\approx 92$  ns at  $V_{in} = 24\text{ V}$ , and the maximum on-time is  $\approx 488$  ns at  $V_{in} = 4.5\text{ V}$ . Alternately, R<sub>ON</sub> can be determined using [Equation 4](#) if a specific on-time is required.

**L1:** The main parameter affected by the inductor is the inductor current ripple amplitude ( $I_{OR}$ ). The minimum load current is used to determine the maximum allowable ripple in order to maintain continuous conduction mode, where the lower peak does not reach 0 mA. This is not a requirement of the LM34919C, but serves as a guideline for selecting L1. For this case the maximum ripple current is:

$$I_{OR(MAX)} = 2 \times I_{OUT(min)} = 400\text{ mA} \quad (9)$$

If the minimum load current is zero, use 20% of  $I_{OUT(max)}$  for  $I_{OUT(min)}$  in [Equation 9](#). The ripple calculated in [Equation 9](#) is then used in [Equation 10](#):

$$L1 = \frac{(V_{IN(max)} - V_{OUT}) \times t_{on(min)}}{I_{OR(MAX)}} = 4.76\text{ }\mu\text{H} \quad (10)$$

A standard value 8.2  $\mu\text{H}$  inductor is selected. The maximum ripple amplitude, which occurs at maximum  $V_{IN}$ , calculates to 232 mA p-p, and the peak current is 716 mA at maximum load current. Ensure the selected inductor is rated for this peak current.

**C2 and R3:** Since the LM34919C requires a minimum of 25 mVp-p ripple at the FB pin for proper operation, the required ripple at  $V_{OUT}$  is increased by R1 and R2. This necessary ripple is created by the inductor ripple current flowing through R3, and to a lesser extent by the ESR of C2. The minimum inductor ripple current is calculated using [Equation 6](#), rearranged to solve for  $I_{OR}$  at minimum  $V_{IN}$ .

$$I_{OR(MIN)} = \frac{(V_{IN(min)} - V_{OUT}) \times t_{on(max)}}{L1} = 71.4\text{ mA} \quad (11)$$

The minimum value for R3 is equal to:

$$R3_{(min)} = \frac{25\text{ mV} \times (R1 + R2)}{R2 \times I_{OR(MIN)}} = 0.47\text{ }\Omega \quad (12)$$

A standard value 0.47  $\Omega$  resistor is used for R3 to allow for tolerances. C2 should generally be no smaller than 3.3  $\mu\text{F}$ , although that is dependent on the frequency and the desired output characteristics. C2 should be a low ESR, good quality ceramic capacitor. Experimentation is usually necessary to determine the minimum value for C2, as the nature of the load may require a larger value. A load which creates significant transients requires a larger value for C2 than a non-varying load.

**C1 and C5:** C1's purpose is to supply most of the switch current during the on-time and limit the voltage ripple at  $V_{\text{IN}}$ .

At maximum load current, when the buck switch turns on, the current into  $V_{\text{IN}}$  suddenly increases to the lower peak of the inductor's ripple current, ramps up to the upper peak, then drops to zero at turn-off. The average current during the on-time is the load current. For a worst case calculation, C1 must supply this average load current during the maximum on-time, without letting the voltage at  $V_{\text{IN}}$  drop more than 0.5 V. The minimum value for C1 is calculated from:

$$C1 = \frac{I_{\text{OUT (max)}} \times t_{\text{ON}}}{\Delta V} = 0.5 \mu\text{F} \quad (13)$$

where  $t_{\text{ON}}$  is the maximum on-time, and  $\Delta V$  is the allowable ripple voltage. Input ripple of 0.5 V is acceptable in typical applications. C5's purpose is to minimize transients and ringing due to long lead inductance leading to the  $V_{\text{IN}}$  pin. A low ESR, 0.1  $\mu\text{F}$  ceramic chip capacitor must be located close to the  $V_{\text{IN}}$  and  $\text{RTN}$  pins.

**C3:** The capacitor at the  $V_{\text{CC}}$  pin provides noise filtering and stability for the  $V_{\text{CC}}$  regulator. C3 should be no smaller than 0.1  $\mu\text{F}$ , and should be a good quality, low ESR, ceramic capacitor. C3's value, and the  $V_{\text{CC}}$  current limit, determine a portion of the turn-on-time ( $t_1$  in [Figure 6](#)).

**C4:** The recommended value for C4 is 0.022  $\mu\text{F}$ . A high quality ceramic capacitor with low ESR is recommended as C4 supplies a surge current to charge the buck switch gate at each turn-on. A low ESR also helps ensure a complete recharge during each off-time.

**C6:** The capacitor at the SS pin determines the soft-start time, i.e. the time for the output voltage to reach its final value ( $t_2$  in [Figure 6](#)). The capacitor value is determined from the following:

$$C6 = \frac{t_2 \times 10.5 \mu\text{A}}{2.5\text{V}} = 0.021 \mu\text{F} \quad (14)$$


**D1:** A Schottky diode is recommended. Ultra-fast recovery diodes are not recommended as the high speed transitions at the SW pin may inadvertently affect the device's operation through external or internal EMI. The diode should be rated for the maximum input voltage, the maximum load current, and the peak current which occurs in current limiting. The diode's average power dissipation is calculated from:

$$P_{\text{D1}} = V_{\text{F}} \times I_{\text{OUT}} \times (1-D) \quad (15)$$

where  $V_{\text{F}}$  is the diode forward voltage drop, and D is the duty cycle at the SW pin.

## Final Circuit

The final circuit is shown in [Figure 9](#), and its performance is shown in [Figure 10](#) and [Figure 11](#).



**Figure 9. Example Circuit**




Figure 10. Efficiency (1.5 MHz,  $V_{OUT} = 3.3 V$ )




Figure 11. Frequency vs.  $V_{IN}$  ( $V_{OUT} = 3.3 V$ )


### Low Output Ripple Configurations

For applications where lower ripple at  $V_{OUT}$  is required, the following options can be used to reduce or nearly eliminate the ripple.

**a) Reduced ripple configuration:** In Figure 12,  $C_{ff}$  is added across  $R1$  to AC-couple the ripple at  $V_{OUT}$  directly to the FB pin. This allows the ripple at  $V_{OUT}$  to be reduced to a minimum of 25 mVp-p by reducing  $R3$ , since the ripple at  $V_{OUT}$  is not attenuated by the feedback resistors. The minimum value for  $C_{ff}$  is determined from:

$$C_{ff} = \frac{t_{ON(max)} \times 3}{(R1//R2)} \quad (16)$$

where  $t_{ON(max)}$  is the maximum on-time, which occurs at  $V_{IN(min)}$ . The next larger standard value capacitor should be used for  $C_{ff}$ .  $R1$  and  $R2$  should each be towards the upper end of the 2 k $\Omega$  to 10 k $\Omega$  range.



**Figure 12. Reduced Ripple Configuration**


**b) Minimum ripple configuration:** The circuit of [Figure 13](#) provides minimum ripple at  $V_{OUT}$ , determined primarily by characteristics of  $C2$  and the inductor's ripple current since  $R3$  is removed.  $R_A$  and  $C_A$  are chosen to generate a sawtooth waveform at their junction and that voltage is AC-coupled to the FB pin via  $C_B$ . To determine the values for  $R_A$ ,  $C_A$  and  $C_B$ , use the following procedure:

$$\text{Calculate } V_A = V_{OUT} - (V_{SW} \times (1 - (V_{OUT}/V_{IN(\min)}))) \quad (17)$$

where  $V_{SW}$  is the absolute value of the voltage at the SW pin during the off-time (typically 1 V).  $V_A$  is the DC voltage at the  $R_A/C_A$  junction. Calculate the  $R_A$ - $C_A$  product in [Equation 18](#).


$$R_A \times C_A = \frac{(V_{IN(\min)} - V_A) \times t_{ON}}{\Delta V} \quad (18)$$

where  $t_{ON}$  is the maximum on-time (at minimum input voltage), and  $\Delta V$  is the desired ripple amplitude at the  $R_A/C_A$  junction, typically 50 mV.  $R_A$  and  $C_A$  are then chosen from standard value components to achieve the above product. Typically  $C_A$  is 3000 pF to 5000 pF and  $R_A$  is 10 k $\Omega$  to 300 k $\Omega$ .  $C_B$  is then chosen large compared to  $C_A$ , typically 0.1  $\mu$ F.  $R1$  and  $R2$  should each be towards the upper end of the 2 k $\Omega$  to 10 k $\Omega$  range.



**Figure 13. Minimum Output Ripple Using Ripple Injection**

**c) Alternate minimum ripple configuration:** The circuit in [Figure 14](#) is the same as that in [Figure 9](#), except the output voltage is taken from the junction of  $R3$  and  $C2$ . The ripple at  $V_{OUT}$  is determined by the inductor ripple current and  $C2$ 's characteristics.  $R3$  slightly degrades the load regulation because the feedback resistors are not directly connected to  $V_{OUT}$ . This circuit may be suitable if the load current is fairly constant.



**Figure 14. Alternate Minimum Output Ripple Configuration**

## Minimum Load Current

The LM34919C requires a minimum load current of 1 mA. If the load current falls below that level, the bootstrap capacitor (C4) may discharge during the long off-time, and the circuit will either shutdown or cycle on and off at a low frequency. If the load current is expected to drop below 1 mA in the application, R1 and R2 should be chosen low enough in value so they provide the minimum required current at nominal  $V_{OUT}$ .

## PC Board Layout

Refer to application note AN-1112 for PC board guidelines for the DSBGA package.

The LM34919C regulation, overvoltage, and current limit comparators are very fast, and respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout should be as compact as possible, and all of the components must be as close as possible to their associated pins. The two major current loops have currents which switch very fast, and so these loops should be as small as possible to minimize conducted and radiated EMI. The first loop is that formed by C1, through the VIN to SW pins, L1, C2, and back to C1. The second current loop is formed by D1, L1, C2 and the SGND and ISEN pins.

The power dissipation within the LM34919C can be approximated by determining the total conversion loss ( $P_{IN} - P_{OUT}$ ), and then subtracting the power losses in the free-wheeling diode and the inductor. The power loss in the diode is approximately:

$$P_{D1} = I_{OUT} \times V_F \times (1-D) \quad (19)$$

where  $I_{OUT}$  is the load current,  $V_F$  is the diode's forward voltage drop, and D is the on-time duty cycle. The power loss in the inductor is approximately:

$$P_{L1} = I_{OUT}^2 \times R_L \times 1.1 \quad (20)$$

where  $R_L$  is the inductor's DC resistance, and the 1.1 factor is an approximation for the AC losses. If it is expected that the internal dissipation of the LM34919C will produce excessive junction temperatures during normal operation, good use of the PC board ground plane can help to dissipate heat. Additionally the use of wide PC board traces, where possible, can help conduct heat away from the device. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) will help reduce the junction temperatures.

---

Changes from Revision splat (September 2013) to Revision A	Page
• Added value of the integrated high side switch for WSON package .....	3

---

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LM34919CQSD/NOPB</a>	Active	Production	WSON (DNT)   12	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L34919C
LM34919CQSD/NOPB.A	Active	Production	WSON (DNT)   12	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L34919C
<a href="#">LM34919CQSDX/NOPB</a>	Active	Production	WSON (DNT)   12	4500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L34919C
LM34919CQSDX/NOPB.A	Active	Production	WSON (DNT)   12	4500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L34919C
<a href="#">LM34919CQTL/NOPB</a>	Active	Production	DSBGA (YZR)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	SL9C
LM34919CQTL/NOPB.A	Active	Production	DSBGA (YZR)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	SL9C
LM34919CQTL/NOPB.B	Active	Production	DSBGA (YZR)   12	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	SL9C
<a href="#">LM34919CQTLX/NOPB</a>	Active	Production	DSBGA (YZR)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	SL9C
LM34919CQTLX/NOPB.A	Active	Production	DSBGA (YZR)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	SL9C
LM34919CQTLX/NOPB.B	Active	Production	DSBGA (YZR)   12	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	SL9C

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM34919CQSD/NOPB	WSO	DNT	12	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM34919CQSDX/NOPB	WSO	DNT	12	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM34919CQTL/NOPB	DSBGA	YZR	12	250	178.0	8.4	2.03	2.21	0.76	4.0	8.0	Q1
LM34919CQTLX/NOPB	DSBGA	YZR	12	3000	178.0	8.4	2.03	2.21	0.76	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM34919CQSD/NOPB	WSON	DNT	12	1000	208.0	191.0	35.0
LM34919CQSDX/NOPB	WSON	DNT	12	4500	367.0	367.0	35.0
LM34919CQTL/NOPB	DSBGA	YZR	12	250	208.0	191.0	35.0
LM34919CQTLX/NOPB	DSBGA	YZR	12	3000	208.0	191.0	35.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DNT0012B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214928/C 10/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

DNT0012B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD  
77% PRINTED SOLDER COVERAGE BY AREA  
SCALE:20X

4214928/C 10/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

YZR0012



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025