

#### LM392 LOW-POWER OPERATIONAL AMPLIFIER AND VOLTAGE COMPARATOR SLOS466-JANUARY 2006


#### FEATURES

- Wide Power-Supply Voltage Range
   Single Supply: 3 V to 32 V
  - Dual Supply: ±1.5 V to ±16 V
- Low Supply-Current Drain Essentially Independent of Supply Voltage: 600 μA
- Low Input Biasing Current: 50 nA
- Low Input Offset Voltage: 2 mV
- Low Input Offset Current: 5 nA
- Input Common-Mode Voltage Range Includes Ground
- Differential Input Voltage Range Equals Power-Supply Voltage
- Additional Operational Amplifier Features
  - Internally Frequency Compensated for Unity Gain
  - Large DC Voltage Gain: 100 dB
  - Wide Bandwidth (Unity Gain): 1 MHz
  - Large Output Voltage Swing:
    0 V to V+ 1.5 V

- Additional Comparator Features
  - Low Output Saturation Voltage: 250 mV at 4 mA
  - Output Voltage Compatible With All Types of Logic Systems

### **ADVANTAGES**

- Eliminates Need for Dual Power Supplies
- An Internally Compensated Operational Amplifier and a Precision Comparator in the Same Package
- Allows Sensing at or Near Ground



### **DESCRIPTION/ORDERING INFORMATION**

The LM392 consists of two independent building-block circuits. One is а high-gain internally-frequency-compensated operational amplifier, and the other is a precision voltage comparator. Both the operational amplifier and the voltage comparator are designed to operate from a single power supply over a wide range of voltages. Both circuits have input stages that force the common-mode input down to ground when operating from a single power supply. Operation from split power supplies also is possible, and the low power-supply current is independent of the magnitude of the supply voltage.

Applications include transducer amplifiers with pulse shapers, DC gain blocks with level detectors, and VCOs, as well as all conventional operational amplifier or voltage-comparator circuits. The LM392 can be operated directly from the standard 5-V power-supply voltage used in digital systems, and the output of the comparator interfaces directly with either TTL or CMOS logic. In addition, the low-power drain makes the LM392 extremely useful in the design of portable equipment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


### LM392 LOW-POWER OPERATIONAL AMPLIFIER AND VOLTAGE COMPARATOR SLOS466-JANUARY 2006



#### ORDERING INFORMATION

T <sub>A</sub>	PAG	CKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	MSOP – DGK	Reel of 250	LM392DGKT	PREVIEW		
	MSOP - DGK	Reel of 2500	LM392DGKR			
0°C to 70°C	PDIP – P	Tube of 50	LM392P	LM392P		
		Tube of 75	LM392D	1 M200		
	SOIC – D	Reel of 2500	LM392DR	— LM392		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



### SCHEMATIC DIAGRAM

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V+	Supply voltage	Single supply		32	V
v+	Supply voltage	Dual supply		±16	v
V <sub>ID</sub>	Differential input voltage			32	V
V <sub>IN</sub>	Input voltage range		-0.3	32	V
I <sub>I</sub>	Input current <sup>(2)</sup>	$V_{IN} < -0.3 V$		50	mA
t <sub>short</sub>	Duration of output short circuit to ground <sup>(3)</sup>		C	ontinuous	
		D package		97	
$\theta_{JA}$	Package thermal impedance, junction to free air <sup>(4)</sup>	DGK package		172	°C/W
		P package		84	
T <sub>lead</sub>	Lead temperature during soldering	10 s maximum		260	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This input current exists only when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the device. This transistor action can cause the output voltages of the amplifiers to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive, and normal output states reestablish when the input voltage, which was negative, again returns to a value greater than -0.3 V (at 25°C).

(3) Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA for the operational amplifier and 30 mA for the comparator, independent of the magnitude of V+. At values of supply voltage in excess of 15 V, continuous short circuits can exceed the power dissipation ratings and cause eventual destruction.

(4) Package thermal impedance is calculated in accordance with JESD 51-7.

#### **Recommended Operating Conditions**

			MIN	MAX	UNIT
V+	Supply voltage	Single supply	3	32	V
v+	Supply voltage	Dual supply	±1.5	±16	v
T <sub>A</sub>	Operating free-air temperature		0	70	°C

#### **Electrical Characteristics** V+ = 5 V (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
			itch point, V <sub>O</sub> ≈ 1.4 V,	25°C	±2	±5	
V <sub>IO</sub>	Input offset voltage		- = 5 V to 30 V, (V+ − 1.5 V)	0°C to 70°C		±7	mV
	Innut higo gurrant	IN(+) or IN(-	), $V_{CM} = 0 V^{(1)}$	25°C	50	205	nA
I <sub>IB</sub>	Input bias current	IN(+) or IN(-	)	0°C to 70°C		400	
	Innut offect ourrent			25°C	±5	±50	nA
IIO	Input offset current	IN(+) – IN(–)		0°C to 70°C		150	
V	la sut some some de velte se (2)	N. 20 M		25°C	0	V+ – 1.5	N
V <sub>CM</sub>	Input common-mode voltage <sup>(2)</sup>	V+ = 30 V		0°C to 70°C	0	V+-2	V
ı.	Currente current	P	V+ = 30 V	000 to 7000	1	2	
l+	Supply current	$R_L = \infty$	V+ = 5 V	— 0°C to 70°C	0.5	1	mA
	Amplifier-to-amplifier coupling	f = 1 kHz to 2	20 kHz, Input referred <sup>(3)</sup>	25°C	-100		dB
V <sub>DI</sub>	Differential input voltage	All $V_{IN} \ge 0 V$	(or V–, if used) <sup>(4)</sup>	0°C to 70°C		32	V

(1) The direction of the input current is out of the device due to the PNP input stage. This current essentially is constant and independent of the state of the output, so no loading change exists on the input lines.

The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end (2) of the common-mode voltage range is  $V_{+} - 1.5 V$ , but either or both inputs can go to 32 V without damage. Due to proximity of external components, ensure that coupling is not originating via the stray capacitance between these external parts.

(3) This typically can be detected, as this type of capacitive coupling increases at higher frequencies.

Positive excursions of input voltage may exceed the power-supply level. As long as the other input voltage remains within the (4)common-mode range, the comparator provides a proper output state. The input voltage to the operational amplifier should not exceed the power-supply level. The input voltage state must not be less than -0.3 V (or 0.3 V below the magnitude of the negative power supply, if used) on either amplifier.

#### **Electrical Characteristics, Operational Amplifier Only**

#### V + = 5 V (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
A <sub>VD</sub>	Large signal voltage gain	$V$ + = 15 V, $V_0$ s R <sub>L</sub> = 2 k $\Omega$	wing = $1 \text{ V}$ to $11 \text{ V}$ ,	25°C	25	100		V/mV
V <sub>OS</sub>	Output voltage swing	$R_L = 2 k\Omega$		25°C	0		V+ – 1.5	V
CMRR	Common-mode rejection ratio	$V_{CM} = 0 V \text{ to } (V)$	+ – 1.5 V)	25°C	65	70		dB
k <sub>SVR</sub>	Power-supply rejection ratio			25°C	65	100		dB
Isource	Output source current	$V_{IN(+)} = 1 V, V_{IN}$ $V_{O} = 2 V$	<sub>(-)</sub> = 0 V, V+ = 15 V,	25°C	20	40		mA
_		$V_{IN(-)} = 1 V,$	V <sub>O</sub> = 2 V	_	10	20		mA
Isink	Output sink current	$V_{IN(+)} = 0 V,$ V+ = 15 V	V <sub>O</sub> = 200 mV	25°C	12	50		μΑ
$\alpha V_{IO}$	Input offset voltage drift	$R_{S} = 0 \Omega$	·	0°C to 70°C		7		μV/°C
$\alpha I_{IO}$	Input offset current drift	$R_S = 0 \Omega$		0°C to 70°C		10		pA/°C

## **Electrical Characteristics, Comparator Only**

V+ = 5 V (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
$V_{G}$	Voltage gain	$R_L \ge 15 \text{ k}\Omega, \text{ V+} = 15 \text{ V}$		25°C	50	200		V/mV
t <sub>LSR</sub>	Large signal response time	$V_{IN}$ = TTL logic swing, $V_{REF}$ = $R_L$ = 5.1 k $\Omega$	1.4 V, V <sub>RL</sub> = 5 V,	25°C		300		ns
t <sub>R</sub>	Response time	$V_{RL} = 5 \text{ V}, \text{ R}_{L} = 5.1 \text{ k}\Omega$		25°C		1.3		μs
I <sub>sink</sub>	Output sink current	$V_{IN(-)} = 1 V, V_{IN(+)} = 0 V, V_{O} \ge$	$V_{IN(-)} = 1 \text{ V}, V_{IN(+)} = 0 \text{ V}, V_O \ge 1.5 \text{ V}$					mA
v	Coturation voltage		4	25°C		250	400	
Vs	Saturation voltage	$V_{IN(-)} \ge 1 \text{ V}, V_{IN(+)} = 0, I_{SINK} \le$	4 MA	0°C to 70°C			700	mV
			V <sub>O</sub> = 5 V	25°C		0.1		nA
LO	I <sub>LO</sub> Output leakage current	$V_{IN(-)} = 0, \ V_{IN(+)} \ge 1 \ V$	V <sub>O</sub> = 30 V	0°C to 70°C			1	μΑ



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM392D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM392	Samples
LM392DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	M7L	Samples
LM392DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	M7L	Samples
LM392DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LM392	Samples
LM392DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM392	Samples
LM392P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM392P	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM392DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM392DGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM392DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM392DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM392DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Nov-2023



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM392DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LM392DGKT	VSSOP	DGK	8	250	202.0	201.0	28.0
LM392DR	SOIC	D	8	2500	340.5	338.1	20.6
LM392DR	SOIC	D	8	2500	364.0	364.0	27.0
LM392DRG4	SOIC	D	8	2500	340.5	338.1	20.6

### TEXAS INSTRUMENTS

www.ti.com

14-Nov-2023

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM392D	D	SOIC	8	75	507	8	3940	4.32
LM392P	Р	PDIP	8	50	506	13.97	11230	4.32

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated