

### LM4808 Boomer<sup>®</sup> Audio Power Amplifier Series Low Voltage High Power Audio Power Amplifier

Check for Samples: LM4808

### **FEATURES**

- WSON, VSSOP, and SOIC Surface Mount Packaging
- Switch On/Off Click Suppression
- **Excellent Power Supply Ripple Rejection**
- **Unity-Gain Stable**
- **Minimum External Components**

#### APPLICATIONS

- **Headphone Amplifier**
- **Personal Computers**
- **Portable Electronic Devices**

### **KEY SPECIFICATIONS**

- THD+N at 1kHz at 105mW Continuous Average Output Power Into  $16\Omega \ 0.1 \ \%$  (typ)
- THD+N at 1kHz at 70mW Continuous Average Output Power Into 32Ω 0.1 % (typ)
- Output Power at 0.1% THD+N at 1kHz Into 32Ω • 70 mW (typ)

#### DESCRIPTION

The LM4808 is a dual audio power amplifier capable of delivering 105mW per channel of continuous average power into a  $16\Omega$  load with 0.1% (THD+N) from a 5V power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components using surface mount packaging. Since the LM4808 does not require bootstrap capacitors or snubber networks, it is optimally suited for low-power portable systems.

The unity-gain stable LM4808 can be configured by external gain-setting resistors.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNAS051D-FEBRUARY 2000-REVISED MAY 2013



www.ti.com

#### **Typical Application**



\*Refer to the APPLICATION INFORMATION section for information concerning proper selection of the input and output coupling capacitors.



#### **Connection Diagram**




Figure 2. Top View WSON Package See Package Number NGL0008B




Figure 3. Top View SOIC & VSSOP Package See Package Number D0008A, DGK0008A

SNAS051D-FEBRUARY 2000-REVISED MAY 2013

#### www.ti.com

himited built-in FSD protection. The leads should be shorted together or the device placed in conductive foam

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ABSOLUTE MAXIMUM RATINGS (1)(2)

Supply Voltage			6.0V
Storage Temperature			-65°C to +150°C
Input Voltage			-0.3V to V <sub>DD</sub> + 0.3V
Power Dissipation (3)			Internally limited
ESD Susceptibility (4)			3500V
ESD Susceptibility (5)			250V
Junction Temperature			150°C
Soldering Information <sup>(6)</sup> Small Ou		Vapor Phase (60 seconds)	215°C
	Small Outline Package	Infrared (15 seconds)	220°C
		θ <sub>JC</sub> (VSSOP)	56°C/W
		θ <sub>JA</sub> (VSSOP)	210°C/W
		θ <sub>JC</sub> (SOIC)	35°C/W
Thermal Resistance		θ <sub>JA</sub> (SOIC)	170°C/W
		θ <sub>JC</sub> (WSON)	15°C/W
		θ <sub>JA</sub> (WSON)	117°C/W <sup>(7)</sup>
		θ <sub>JA</sub> (WSON)	150°C/W <sup>(8)</sup>

(1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>) / θ<sub>JA</sub>. For the LM4808, T<sub>JMAX</sub> = 150°C, and the typical junction-to-ambient thermal resistance, when board mounted, is 210°C/W for package DGK0008A and 170°C/W for package D0008A.

(4) Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

(5) Machine Model, 220 pF–240 pF discharged through all pins.

(6) See http://www.ti.com for other methods of soldering surface mount devices.

(7) The given  $\theta_{JA}$  is for an LM4808 packaged in an NGL0008B with the Exposed-DAP soldered to a printed circuit board copper pad with an area equivalent to that of the Exposed-DAP itself.

(8) The given  $\theta_{JA}$  is for an LM4808 packaged in an NGL0008B with the Exposed-DAP not soldered to any printed circuit board copper.

### **OPERATING RATINGS**

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	−40°C ≤ T <sub>A</sub> ≤ 85°C
Supply Voltage		$2.0 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}$

### ELECTRICAL CHARACTERISTICS (1) (2)

The following specifications apply for  $V_{DD} = 5V$  unless otherwise specified, limits apply to  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4	Units	
			Тур <sup>(3)</sup>	Limit <sup>(4)</sup>	(Limits)
	Cumple Malta as			2.0	V (min)
V <sub>DD</sub>	Supply Voltage			5.5	V (max)
I <sub>DD</sub>	Supply Current	$V_{IN} = 0V, I_O = 0A$	1.2	3.0	mA (max)

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) Typicals are measured at 25°C and represent the parametric norm.

(4) Tested limits are specified to AOQL (Average Outgoing Quality Level). Datasheet min/max specification limits are specified by design, test, or statistical analysis.

RUMENTS

### ELECTRICAL CHARACTERISTICS <sup>(1)</sup> <sup>(2)</sup> (continued)

The following specifications apply for  $V_{DD} = 5V$  unless otherwise specified, limits apply to  $T_A = 25^{\circ}C$ .

Symbol	Parameter Conditions		LM	4808	Units
			Тур <sup>(3)</sup>	Limit <sup>(4)</sup>	(Limits)
P <sub>tot</sub>	Total Power Dissipation	$V_{IN} = 0V, I_O = 0A$	6	16.5	mW (max)
V <sub>OS</sub>	Input Offset Voltage	V <sub>IN</sub> = 0V	10	50	mV (max)
Ibias	Input Bias Current		10		pА
N/	Common Made Makens		0		V
V <sub>CM</sub>	Common Mode Voltage		4.3		V
G <sub>V</sub>	Open-Loop Voltage Gain	$R_L = 5k\Omega$	67		dB
lo	Max Output Current	THD+N < 0.1 %	70		mA
R <sub>O</sub>	Output Resistance		0.1		Ω
	Output Swing Power Supply Rejection Ratio	R <sub>L</sub> = 32Ω, 0.1% THD+N, Min	.3		
Vo	Output Swing	R <sub>L</sub> = 32Ω, 0.1% THD+N, Max	4.7		V
PSRR	Power Supply Rejection Ratio	$Cb = 1.0\mu F$ , Vripple = 100mV <sub>PP</sub> , f = 100Hz	89		dB
Crosstalk	Channel Separation	$R_L = 32\Omega$	75		dB
THD+N		f = 1 kHz			
		$R_L = 16\Omega$ ,	0.05		%
THD+N	Total Harmonic Distortion + Noise	V <sub>0</sub> =3.5V <sub>PP</sub> (at 0 dB)	66		dB
		$R_L = 32\Omega$ ,	0.05		%
		$V_{O} = 3.5 V_{PP}$ (at 0 dB)	66		dB
SNR	Signal-to-Noise Ratio	$V_{O} = 3.5 V_{pp}$ (at 0 dB)	105		dB
f <sub>G</sub>	Unity Gain Frequency	Open Loop, $R_L = 5k\Omega$	5.5		MHz
		THD+N = 0.1%, f = 1 kHz			
		$R_L = 16\Omega$	105		mW
P	Output Dawar	$R_L = 32\Omega$	70	60	mW
Po	Output Power	THD+N = 10%, f = 1 kHz			
		$R_L = 16\Omega$	150		mW
		$R_L = 32\Omega$	90		mW
CI	Input Capacitance		3		pF
CL	Load Capacitance			200	pF
SR	Slew Rate	Unity Gain Inverting	3		V/µs

### ELECTRICAL CHARACTERISTICS (1) (2)

The following specifications apply for  $V_{DD} = 3.3V$  unless otherwise specified, limits apply to  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Cond	Units	
			Тур <sup>(3)</sup>	Limit <sup>(4)</sup>	(Limits)
I <sub>DD</sub>	Supply Current	$V_{IN} = 0V, I_O = 0A$	1.0		mA (max)
V <sub>OS</sub>	Input Offset Voltage	$V_{IN} = 0V$	7		mV (max)

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) Typicals are measured at 25°C and represent the parametric norm.

(4) Tested limits are specified to AOQL (Average Outgoing Quality Level). Datasheet min/max specification limits are specified by design, test, or statistical analysis.



#### SNAS051D-FEBRUARY 2000-REVISED MAY 2013

### ELECTRICAL CHARACTERISTICS <sup>(1)</sup> <sup>(2)</sup> (continued)

The following specifications apply for  $V_{DD} = 3.3V$  unless otherwise specified, limits apply to  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Cond	Conditions Typ <sup>(3)</sup> Limit <sup>(4)</sup>	
			Тур <sup>(3)</sup>	Limit <sup>(4)</sup>	(Limits)
		THD+N = 0.1%, f = 1 kHz			
		R <sub>L</sub> = 16Ω	40		mW
P		$R_L = 32\Omega$	28		mW
Po	Output Power	THD+N = 10%, f = 1 kHz			
		R <sub>L</sub> = 16Ω	56		mW
		$R_L = 32\Omega$	38		mW

#### ELECTRICAL CHARACTERISTICS (1) (2)

The following specifications apply for  $V_{DD}$  = 2.6V unless otherwise specified, limits apply to  $T_A$  = 25°C.

Symbol	Parameter	Conditions	Conc	litions	Units
			Тур <sup>(3)</sup>	Limit <sup>(4)</sup>	(Limits)
I <sub>DD</sub>	Supply Current	$V_{IN} = 0V, I_O = 0A$	0.9		mA (max)
V <sub>OS</sub>	Input Offset Voltage	$V_{IN} = 0V$	5		mV (max)
		THD+N = 0.1%, f = 1 kHz			
		$R_L = 16\Omega$	20		mW
<b>D</b>	Outrast Davisa	$R_L = 32\Omega$	16		mW
Po	Output Power	THD+N = 10%, f = 1 kHz			
		$R_L = 16\Omega$	31		mW
		$R_L = 32\Omega$	22		mW

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.


(3) Typicals are measured at 25°C and represent the parametric norm.

(4) Tested limits are specified to AOQL (Average Outgoing Quality Level). Datasheet min/max specification limits are specified by design, test, or statistical analysis.

### EXTERNAL COMPONENTS DESCRIPTION

#### (Figure 1)


Components	Functional Description
1. R <sub>i</sub>	The inverting input resistance, along with $R_f$ , set the closed-loop gain. $R_i$ , along with $C_i$ , form a high pass filter with $f_c = 1/(2\pi R_i C_i)$ .
2. C <sub>i</sub>	The input coupling capacitor blocks DC voltage at the amplifier's input terminals. C <sub>i</sub> , along with R <sub>i</sub> , create a highpass filter with $f_c = 1/(2\pi R_i C_i)$ . Refer to the section, SELECTING PROPER EXTERNAL COMPONENTS, for an explanation of determining the value of C <sub>i</sub> .
3. R <sub>f</sub>	The feedback resistance, along with R <sub>i</sub> , set closed-loop gain.
4. C <sub>S</sub>	This is the supply bypass capacitor. It provides power supply filtering. Refer to the APPLICATION INFORMATION section for proper placement and selection of the supply bypass capacitor.
5. C <sub>B</sub>	This is the half-supply bypass pin capacitor. It provides half-supply filtering. Refer to the section, SELECTING PROPER EXTERNAL COMPONENTS, for information concerning proper placement and selection of $C_B$ .
6. C <sub>O</sub>	This is the output coupling capacitor. It blocks the DC voltage at the amplifier's output and forms a high pass filter with $R_L$ at $f_O = 1/(2\pi R_L C_O)$
7. R <sub>B</sub>	This is the resistor which forms a voltage divider that provides 1/2 V <sub>DD</sub> to the non-inverting input of the amplifier.







SNAS051D-FEBRUARY 2000-REVISED MAY 2013




THD + N (%)

THD + N (%)

THD + N (%)


SNAS051D-FEBRUARY 2000-REVISED MAY 2013




INSTRUMENTS

Texas

#### TEXAS INSTRUMENTS







Copyright © 2000-2013, Texas Instruments Incorporated

#### TEXAS INSTRUMENTS


#### www.ti.com




#### SNAS051D-FEBRUARY 2000-REVISED MAY 2013




#### Figure 40.











Frequency Response vs Output Capacitor Size



**Typical Application Frequency Response** Α<sub>V</sub> =  $\mathsf{R}_{\mathsf{L}}$ = 32Ω - 1 Ap R 3.9 kΩ +0





#### APPLICATION INFORMATION

#### EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATION

The LM4808's exposed-dap (die attach paddle) package (LD) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper traces, ground plane, and surrounding air.

The LD package should have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad may be connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area.

However, since the LM4808 is designed for headphone applications, connecting a copper plane to the DAP's PCB copper pad is not required. The LM4808's Power Dissipation vs Output Power Curve in the TYPICAL PERFORMANCE CHARACTERISTICS shows that the maximum power dissipated is just 45mW per amplifier with a 5V power supply and a  $32\Omega$  load.

Further detailed and specific information concerning PCB layout, fabrication, and mounting an LD (WSON) package is available from Texas Instruments' Package Engineering Group under application note AN-1187 (literature number SNOA401).

#### POWER DISSIPATION

Power dissipation is a major concern when using any power amplifier and must be thoroughly understood to ensure a successful design. Equation 1 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_I)$$

(1)

Since the LM4808 has two operational amplifiers in one package, the maximum internal power dissipation point is twice that of the number which results from Equation 1. Even with the large internal power dissipation, the LM4808 does not require heat sinking over a large range of ambient temperature. From Equation 1, assuming a 5V power supply and a  $32\Omega$  load, the maximum power dissipation point is 40mW per amplifier. Thus the maximum package dissipation point is 80mW. The maximum power dissipation point obtained must not be greater than the power dissipation that results from Equation 2:

 $\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{JA}}$ 

where

- $\theta_{JA} = 210^{\circ}C/W$  for package DGK0008A
- $T_{JMAX} = 150^{\circ}C$  for the LM4808

(2)

Depending on the ambient temperature,  $T_A$ , of the system surroundings, Equation 2 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 1 is greater than that of Equation 2, then either the supply voltage must be decreased, the load impedance increased or  $T_A$  reduced. For the typical application of a 5V power supply, with a 32 $\Omega$  load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 133.2°C provided that device operation is around the maximum power dissipation point. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature may be increased accordingly. Refer to the TYPICAL PERFORMANCE CHARACTERISTICS curves for power dissipation information for lower output powers.

#### POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a  $10\mu$ F in parallel with a  $0.1\mu$ F filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local  $0.1\mu$ F supply bypass capacitor, C<sub>S</sub>, connected between the LM4808's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4808's power supply pin and ground as short as possible. Connecting a  $1.0\mu$ F capacitor, C<sub>B</sub>, between the IN A(+) / IN B(+) node and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases the amplifier's turn-on time. The selection of bypass capacitor values, especially C<sub>B</sub>, depends on desired PSRR requirements, click and pop performance (as explained in the section, SELECTING PROPER EXTERNAL COMPONENTS), system cost, and size constraints.

SNAS051D-FEBRUARY 2000-REVISED MAY 2013

### SELECTING PROPER EXTERNAL COMPONENTS

Optimizing the LM4808's performance requires properly selecting external components. Though the LM4808 operates well when using external components with wide tolerances, best performance is achieved by optimizing component values.

The LM4808 is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain demands input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources such as audio CODECs have outputs of  $1V_{RMS}$  (2.83 $V_{P-P}$ ). Please refer to the AUDIO POWER AMPLIFIER DESIGN section for more information on selecting the proper gain.

#### Input and Output Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input and output coupling capacitors ( $C_1$  and  $C_0$  in Figure 1). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using high value input and output capacitors.

Besides affecting system cost and size,  $C_i$  has an effect on the LM4808's click and pop performance. The magnitude of the pop is directly proportional to the input capacitor's size. Thus, pops can be minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -3dB frequency.

As shown in Figure 1, the input resistor,  $R_I$  and the input capacitor,  $C_I$ , produce a -3dB high pass filter cutoff frequency that is found using Equation 3. In addition, the output load  $R_L$ , and the output capacitor  $C_O$ , produce a -3db high pass filter cutoff frequency defined by Equation 4.

$f_{I-3db}=1/2\pi R_I C_I$	(3)
$f_{O-3db}=1/2\pi R_L C_O$	(4)

Also, careful consideration must be taken in selecting a certain type of capacitor to be used in the system. Different types of capacitors (tantalum, electrolytic, ceramic) have unique performance characteristics and may affect overall system performance.

#### **Bypass Capacitor Value**

Besides minimizing the input capacitor size, careful consideration should be paid to the value of the bypass capacitor,  $C_B$ . Since  $C_B$  determines how fast the LM4808 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4808's outputs ramp to their quiescent DC voltage (nominally 1/2  $V_{DD}$ ), the smaller the turn-on pop. Choosing  $C_B$  equal to  $1.0\mu$ F or larger, will minimize turn-on pops. As discussed above, choosing  $C_i$  no larger than necessary for the desired bandwidth helps minimize clicks and pops.





#### AUDIO POWER AMPLIFIER DESIGN

#### Design a Dual 70mW/32Ω Audio Amplifier

Given:

Power Output	70mW
Load Impedance	32Ω
Input Level	1Vrms (max)
Input Impedance	20kΩ
Bandwidth	100Hz–20kHz ± 0.50dB

The design begins by specifying the minimum supply voltage necessary to obtain the specified output power. One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the TYPICAL PERFORMANCE CHARACTERISTICS section. Another way, using Equation 5, is to calculate the peak output voltage necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout voltage, two additional voltages, based on the Dropout Voltage vs Supply Voltage in the TYPICAL PERFORMANCE CHARACTERISTICS curves, must be added to the result obtained by Equation 5. For a single-ended application, the result is Equation 6.

$$V_{\text{opeak}} = \sqrt{(2R_{L}P_{0})}$$

$$V_{\text{DD}} \ge (2V_{\text{OPEAK}} + (V_{\text{ODTOP}} + V_{\text{ODBOT}}))$$
(5)
(6)

The Output Power vs Supply Voltage graph for a 
$$32\Omega$$
 load indicates a minimum supply voltage of 4.8V. This is easily met by the commonly used 5V supply voltage. The additional voltage creates the benefit of headroom, allowing the LM4808 to produce peak output power in excess of 70mW without clipping or other audible distortion. The choice of supply voltage must also not create a situation that violates maximum power dissipation as explained above in the POWER DISSIPATION section. Remember that the maximum power dissipation point from Equation 1 must be multiplied by two since there are two independent amplifiers inside the package. Once the power dissipation equations have been addressed, the required gain can be determined from Equation 7.

$$A_{V} \geq \sqrt{(P_{0}R_{1})}/(V_{1N}) = V_{orms}/V_{inrms}$$

Thus, a minimum gain of 1.497 allows the LM4808 to reach full output swing and maintain low noise and THD+N perfromance. For this example, let  $A_V$ =1.5.

The amplifiers overall gain is set using the input ( $R_i$ ) and feedback ( $R_f$ ) resistors. With the desired input impedance set at  $20k\Omega$ , the feedback resistor is found using Equation 8.

$$A_{\rm V} = R_{\rm f}/R_{\rm i} \tag{8}$$

The value of  $R_f$  is  $30k\Omega$ .

The last step in this design is setting the amplifier's –3db frequency bandwidth. To achieve the desired  $\pm 0.25$ dB pass band magnitude variation limit, the low frequency response must extend to at lease one–fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the  $\pm 0.25$ dB desired limit. The results are an

 $f_{L} = 100Hz/5 = 20Hz$ 

and a

(9)

(7)

(10)

As stated in the EXTERNAL COMPONENTS DESCRIPTION section, both  $R_i$  in conjunction with  $C_i$ , and  $C_o$  with  $R_L$ , create first order highpass filters. Thus to obtain the desired low frequency response of 100Hz within ±0.5dB, both poles must be taken into consideration. The combination of two single order filters at the same frequency forms a second order response. This results in a signal which is down 0.34dB at five times away from the single order filter –3dB point. Thus, a frequency of 20Hz is used in the following equations to ensure that the response is better than 0.5dB down at 100Hz.

 $C_i \ge 1 / (2\pi * 20 \text{ k}\Omega * 20 \text{ Hz}) = 0.397 \mu\text{F}; \text{ use } 0.39 \mu\text{F}.$  $C_o \ge 1 / (2\pi * 32\Omega * 20 \text{ Hz}) = 249 \mu\text{F}; \text{ use } 330 \mu\text{F}.$ 

TEXAS INSTRUMENTS

www.ti.com

SNAS051D-FEBRUARY 2000-REVISED MAY 2013

The high frequency pole is determined by the product of the desired high frequency pole,  $f_H$ , and the closed-loop gain,  $A_V$ . With a closed-loop gain of 1.5 and  $f_H = 100$ kHz, the resulting GBWP = 150kHz which is much smaller than the LM4808's GBWP of 900kHz. This figure displays that if a designer has a need to design an amplifier with a higher gain, the LM4808 can still be used without running into bandwidth limitations.

#### **Demonstration Board Layout**




Figure 46. Recommended SO PC Board Layout: Top Silkscreen




Figure 48. Recommended SOIC PC Board Layout: Top Layer




Figure 50. Recommended SOIC PC Board Layout: Bottom Layer




Figure 47. Recommended LD PC Board Layout: Top Silkscreen




Figure 49. Recommended LD PC Board Layout: Top Layer




Figure 51. Recommended LD PC Board Layout: Bottom Layer

SNAS051D-FEBRUARY 2000-REVISED MAY 2013

#### **REVISION HISTORY**

Ch	nanges from Revision C (May 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	16



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM4808M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM48 08M	Samples
LM4808MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	G08	Samples
LM4808MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	G08	Samples
LM4808MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM48 08M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4808MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM4808MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM4808MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



### PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4808MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM4808MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM4808MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM4808M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM4808M/NOPB	D	SOIC	8	95	495	8	4064	3.05

## D0008A



### **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0008A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **DGK0008A**



## **PACKAGE OUTLINE**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

## **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



## DGK0008A

## **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated