

LM4921 Boomer® Audio Power Amplifier Series Low Voltage I²S 16-Bit Stereo DAC with Stereo **Headphone Power Amplifiers and Volume Control**

Check for Samples: LM4921

FEATURES

- **16-Bit Resolution Stereo DAC**
- I²S Digital Audio Data Serial Interface
- SPI Serial Interface (Control Register)
- Volume Control (32 steps; 1.5 dB Increments)
- Up to 50mW/Channel Stereo Headphone Amplifier
- Zero Crossing Detection for Silent Attenuation Steps
- 2.6V_{DC} to 5.0V_{DC} Digital Supply Voltage Range
- 2.6V_{DC} to 5.5V_{DC} Analog Supply Voltage Range (See (1))
- **Unity-Gain Stable Headphone Amplifiers**
- Available in the 20-bump DSBGA Package

KEY SPECIFICATIONS

- PSRR at 217Hz, A/DV_{DD} = 3V, (See Figure 1): 52dB (typ)
- P_{OUT} at $AV_{DD} = 3.0V$, 32Ω
 - < 0.05% THD: 13mW (typ)</p>
 - < 0.05% THD: 26mW (typ)</p>
- Supply Voltage Range
 - DV_{DD}: 2,6V to 5.0V
 - AV_{DD}: (See ⁽¹⁾) 2.6V to 5.5V
- Shutdown Current: 1µA (typ)
- Best operation is achieved by maintaining $3.0V \le AV_{DD} \le 5.0V$ (1)and $3.0V \leq DV_{DD} \leq 5.0V$.

APPLICATIONS

- **Mobile Phones**
- **PDAs**
- **Portable Electronic Devices**

DESCRIPTION

The LM4921 combines a 16-bit resolution stereo I²S input digital-to-analog converter (DAC) with a stereo headphone audio power amplifier. It is primarily designed for demanding applications in mobile phones and other portable communication device applications. The LM4921 features an I²S serial interface for the digital audio information and a 16-bit SPI serial interface for internal register control and communication. With AV_{DD} and DV_{DD} = 3.0V_{DC} and driving a 32 Ω single-ended load to a 26mW_{RMS} output level the distortion (THD+N) of the LM4921 will be less than 0.5%. The LM4921 also features a programmable 32-step digital volume control accessed through an SPI interface.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. It is, therefore, ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM4921 features a low-power consumption shutdown mode, and also has an internal thermal shutdown protection mechanism.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNAS178E -JULY 2003-REVISED MAY 2013

www.ti.com

Typical Application





Figure 1. Typical Audio Amplifier Application Circuit



Connection Diagrams



(1) NC - No Connection

Figure 2. LM4921 20-Bump DSBGA Pin Configuration – Top View See Package Number YZR0020

SNAS178E -JULY 2003-REVISED MAY 2013

NS	TRL	JM	EN	1

www.ti.com

LM4921 I/O PIN DESCRIPTIONS					
PIN # (ITL)	PIN NAME	PIN TYPE Input-I, Output-O, Power-P, No Connect- NC	PIN DESCRIPTION		
B1	I2S_CLK	I/O	I2S Clock		
C2	I2S_DATA	Ι	I2S data		
B2	I2S_WS	I/O	I2S L/R word select		
E3	SPI_CLK	1	SPI clcock		
E4	SPI_DATA	I	SPI data		
D3	SPI_ENABLE	1	SPI Enable		
E2	MCLK/XTAL_IN	1	Master Clock / Xtal input		
D2	XTAL_OUT	0	Xtal output		
C4	BYPASS	I/O	Analog VDD/2 bypass capacitor connection point		
B4	AV _{DD}	Р	Analog supply		
A3	AGND	Р	Analog Ground		
C1	DV _{DD}	Р	Digital Supply		
A1	GNDD	Р	Digital ground		
D1	VDDX	Р	XTAL Oscillator circuit supply		
E1	GNDX	Р	XTAL Oscillator circuit ground		
B3	HP_L	0	HP left output		
A4	HP_R	0	HP right output		
A2	No Connect	0	Must let float		
C3	No Connect	NC	NC		
D4	No Connect	NC	NC		

SNAS178E-JULY 2003-REVISED MAY 2013

www.ti.com

.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage		6.0V
Storage Temperature		−65°C to +150°C
Input Voltage		-0.3V to V _{DD} + 0.3V
Power Dissipation ⁽³⁾		Internally Limited
	Human body model ⁽⁴⁾	2000V
ESD Susceptibility	Machine model ⁽⁵⁾	200V
Junction Temperature		150°C
Thermal Resistance	θ _{JA}	60°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) All voltages are measured with respect to the GND pin, unless otherwise specified.

(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX}-T_A)/θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower.

(4) Human body model, 100pF discharged through a $1.5k\Omega$ resistor.

(5) Machine Model, 220pF – 240pF discharged through all pins.

Operating Ratings

Temperature Range		
$T_{MIN} \le T_A \le T_{MAX}$		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$
Supply Voltogo	DV _{DD}	$2.6V \le DV_{DD} \le 5.0V$
Supply Voltage	AV _{DD}	2.6V ≤ AV _{DD} ≤ 5.5V

SNAS178E -JULY 2003-REVISED MAY 2013

Electrical Characteristics $DV_{DD} = 3.0V$, $AV_{DD} = 5.0V$, $R_L = 32\Omega^{(1)(2)}$

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Cumb -	Denemation	O an ditiona	LM	4921	Units	
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)	
DV _{DD}	Digital Power Supply Voltage	See ⁽⁶⁾	3.0		V	
AV _{DD}	Analog Power Supply Voltage	See ⁽⁶⁾	5.0		V	
DI _{DD}	Digital Power Supply Quiescent Current	$R_{Load} = \infty$, $f_{MLCK} = 11.2896MHz$	3.5	7.5	mA (max)	
AI _{DD}	Analog Power Supply Quiescent $R_{Load} = \infty$, $f_{MCLK} = 0MHz$		6	10	mA (max)	
I _{SD}	Total Shutdown Power Supply Current	SHUTDOWN SPI bits 1 & 2 set to logic 0, SPI, M _{CLK} and I ² S inputs at GND	1	5	uA(max)	
		Analog and Digital together All clocks off	25		uA	
V _{FS}	Full-Scale Output Voltage	Gain set at max			V _{P-P}	
THD+N	Total Harmonic Distortion + Noise	f _{IN} = 1kHz, P _{OUT} = 12mW (Vol Control = 11111, I ² S input adj to get 12mW at output)	0.03		%	
Po	Headphone Amplifier Output Power	THD = (0.5%), f _{OUT} = 1kHz	50	40	mW (min)	
PSRR	Power Supply Rejection Ratio	$AV_{DD} C_{BYPASS} = 2.0 \mu F$ $V_{RIPPLE} = 200 m V_{P-P} 217 Hz$	62	45	dB (min)	
SNR	Signal-to-Noise Ratio	f _{IN} = 1kHz sinewave at -60dB _{FS} , A-weighted-f _{CONV} = 44.1kHz	82		dB	
DR	Dynamic Range	f _{IN} = 1kHz sinewave at -60dB _{FS} , A-weighted	84		dB	
ΔA _{CH-CH}	Channel-to-Channel Gain Mismatch	f _{IN} = 1kHz	0.06		dB	
X _{TALK}	Channel-to-Channel Crosstalk	f_{CONV} = 44.1kHz, f_{IN} = 1kHz sinewave at -3dB _{FS}	72		dB	
	Volume Control Range	Minimum Attenuation Maximum Attenuation	+3.0 -43.5		dB dB	
	Volume Control Control Step Size		1.5		dB	
	Mute Attenuation		-102		dB	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

All voltages are measured with respect to the GND pin, unless otherwise specified. (2)

Typicals are measured at 25°C and represent the parametric norm. (3)

Limits are specified to AOQL (Average Outgoing Quality Level). (4)

(5)

Datasheet min/max specification limits are specified by design, test, or statistical analysis. Best operation is achieved by maintaining $3.0V \le AV_{DD} \le 5.0V$ and $3.0V \le DV_{DD} \le 5.0V$. (6)



SNAS178E-JULY 2003-REVISED MAY 2013

Electrical Characteristics $DV_{DD} = 3.0V$, $AV_{DD} = 3.0V$, $R_L = 32\Omega^{(1)(2)}$

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Cumbel.	Deveryoter	Conditions	LM	4921	Units (Limits)
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	
DV _{DD}	Digital Power Supply Voltage	See ⁽⁶⁾	3.0		V
AV _{DD}	Analog Power Supply Voltage	See ⁽⁶⁾	3.0		V
DI _{DD}	Digital Power Supply Quiescent Current	$R_{Load} = \infty$, $f_{MLCK} = 11.2896MHz$	3.5	7.5	mA (max)
AI _{DD}	Analog Power Supply Quiescent Current	$R_{Load} = \infty, f_{MCLK} = 0MHz$	5	9.0	mA (max)
I _{SD}	Total Shutdown Power Supply Current	SHUTDOWN SPI bits 1 & 2 set to logic 0, SPI, M_{CLK} and I^2S inputs at GND	1		uA(max)
I _{SB}	Standby Current	Analog and Digital together All clocks off	15		uA
V _{FS}	Full-Scale Output Voltage	Gain set at max	2.6		V _{P-P}
THD+N	Total Harmonic Distortion + Noise	$f_{IN} = 1kHz$, $P_{OUT} = 12mW$ (Vol Cont = 11011, I^2S input adj to get 12mW at output)	0.05		%
Po	Headphone Amplifier Output Power	THD = (0.5%), f _{OUT} = 1kHz	26		mW (min)
PSRR	Power Supply Rejection Ratio	$AV_{DD} C_{BYPASS} = 2.0 \mu F$ $V_{RIPPLE} = 200 mV_{P-P} 217 Hz$	52		dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 1$ kHz sinewave at -60dB _{FS} , A-weighted-f _{CONV} = 44.1kHz	79		dB
DR	Dynamic Range	$f_{IN} = 1kHz$ sinewave at -60dB _{FS} , A-weighted	81		dB
ΔA _{CH-CH}	Channel-to-Channel Gain Mismatch	f _{IN} = 1kHz	0.06		dB
X _{TALK}	Channel-to-Channel Crosstalk	$f_{CONV} = 44.1 \text{kHz},$ $f_{IN} = 1 \text{kHz}$ sinewave at -3dB _{FS}	72		dB
	Volume Control Range	Minimum Attenuation Maximum Attenuation	0 -43.5		dB dB
	Volume Control Control Step Size		1.5		dB
	Mute Attenuation		-100		dB

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

All voltages are measured with respect to the GND pin, unless otherwise specified. (2)

Typicals are measured at 25°C and represent the parametric norm. (3)

Limits are specified to AOQL (Average Outgoing Quality Level). (4)

Datasheet min/max specification limits are specified by design, test, or statistical analysis. Best operation is achieved by maintaining $3.0V \le AV_{DD} \le 5.0V$ and $3.0V \le DV_{DD} \le 5.0V$. (5)

(6)

SNAS178E -JULY 2003-REVISED MAY 2013

Electrical Characteristics-Digital Inputs $DV_{DD} = 3.0V^{(1)(2)}$

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	LM	4921	Units
		Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)
	Resolution		16		Bits
I ² S	Audio Data Interface Format	Standard, I ² S, Left Justified			
f _{MCLK}	Master Clock Frequency		11.2896 (256FS)		MHz
f _{CONV}	Sampling Clock Frequency Range		44.1	48	kHz
V _{IL}	Digital Input: Logic Low Voltage Level			0.3 X DV _{DD}	V (max)
V _{IH}	Digital Input: Logic High Voltage Level			0.7 X DV _{DD}	V (min)
t _{ES}	SPI_ENB Setup Time			20	ns (min)
t _{EH}	SPI_ENB Hold Time			20	ns (min)
t _{EL}	SPI_ENB Low Time			30	ns (min)
t _{DS}	SPI_Data Setup Time			20	ns (min)
t _{DH}	SPI_Data Hold Time			20	ns (min)
t _{CS}	SPI_CLK Setup Time			20	ns (min)
t _{CH}	SPI_CLK High Pulse Width			100	ns (min)
t _{CL}	SPI_CLK Low Pulse Width			100	ns (min)
f _{CLK}	SPI_CLK Frequency			5	MHz (max)
t _{CLKI} ²s	I ² S_CLK Period			50	ns (min)
t _{HII²S}	I ² S_CLK High Pulse Width			20	ns (min)
+ 2	I ² S_CLK Low Pulse Width			20	ns (min)
t _{LOI²S}	I ² S_LRCLK Duty Cycle		50		%
t _{SLRCLK}	I ² S_LRCLK to I ² S_CLK Setup Time			20	ns (min)
t _{HLRCLK}	I ² S_LRCLK to I ² S_CLK Hold Time			20	ns (min)
t _{SDI²S}	I ² S_Data to I ² S_CLK Setup Time			20	ns (min)
t _{HDI²S}	I ² S_Data to I ² S_CLK Hold Time			20	ns (min)

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for (1) which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

- All voltages are measured with respect to the GND pin, unless otherwise specified.
- Typicals are measured at 25°C and represent the parametric norm. Limits are specified to AOQL (Average Outgoing Quality Level). (3)

(4)


(5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.



SNAS178E-JULY 2003-REVISED MAY 2013




Typical Performance Characteristics



1. Analog V_{DD} = 5V, Digital V_{DD} = 3V R_L = 32 Ω , 44.1 kHz Sample Rate R & L Channels, Vol = 3dB, Frequency in = 1kHz


Figure 3.




Analog V_{DD} = 2.6V, Digital V_{DD} = 2.6V R_L = 32 Ω , 4.1 kHz Sample Rate R & L Channels Shown, Vol = 3dB, Frequency in = 1kHz



THD+N vs Frequency




Analog V_{DD} = 3V, Digital V_{DD} = 3V R_L = 32 Ω , Power Level = 12mW R & L Channels Shown, 44.1kHz Sample Rate **Figure 7.**




Analog V_{DD} = 3V, Digital V_{DD} = 3V R_L = 32 Ω , 44.1 kHz Sample Rate R & L Channels Shown Vol = 3dB, Frequency in = 1kHz

Figure 4.



Analog V_{DD} = 5V, Digital V_{DD} = 3V R_L = 32 Ω , Power Level = 50mW, R & L Channels Shown , 44.1kHz Sample Rate Figure 6.




Analog V_{DD} = 2.6V, Digital V_{DD} = 2.6V R_L = 32 Ω , Power Level = 12mW R & L Channels Shown, 44.1kHz Sample Rate

Figure 8.


.

SNAS178E -JULY 2003-REVISED MAY 2013




Analog $V_{DD} = 3V$, Digital $V_{DD} = 3V$ $RL = 32\Omega$, Vol = 3dB44.1kHz Sample Rate, -3dB FFS






Analog V_{DD} = 5V, Digital V_{DD} = 3V $R_L = 32\Omega$, 44.1kHz Sample Rate Figure 11.









Analog V_{DD} = 5V, Digital V_{DD} = 3V $RL = 32\Omega$, Vol = 0dB44.1kHz Sample Rate, 0dB FFS

Figure 10.




Analog $V_{DD} = 3V$, Digital $V_{DD} = 3V$ $R_L = 32\Omega$, 44.1kHz Sample Rate Figure 12.




Analog V_{DD} = 3V, Digital V_{DD} = 3V $R_L = 32\Omega$, Vol = 0dB44.1kHz Sample Rate


Figure 14.













Analog V_{DD} = 5V, Digital V_{DD} = 3V $R_L = 32\Omega$, Vol = 3dB44.1kHz Sample Rate

Figure 17.




Analog $V_{DD} = 3V$, Digital $V_{DD} = 3V$ $R_L = 32\Omega$, Vol = 0dB44.1kHz Sample Rate Figure 19.




Analog V_{DD} = 3V, Digital V_{DD} = 3V $R_L = 32\Omega$, Vol = 0dB44.1kHz Sample Rate





Analog $V_{DD} = 5V$, Digital $V_{DD} = 3V$ $RL = 32\Omega$, Vol = 3dB44.1 kHz Sample Rate





Analog V_{DD} = 3V, Digital V_{DD} = 3V $R_L = 32\Omega$, Vol = 0dB44.1kHz Sample Rate





APPLICATION INFORMATION

SPI OPERATIONAL DESCRIPTION

The serial data bits are organized into a field which contains 16 bits of data defined by Table 1. Bits 1 & 2 determine the output mode of the LM4921 as shown in Table 2. Bits 7 through 11 determine the volume level setting as illustrated by Table 3. Bit 12 sets the Bypass capacitor charging time.

BIT #	Default Val	Function	Description
0 (LSB)	0	RESET_B	RESET_B = 0, Resets the DAC Must be high for the part to run.
1	0	MODE CONTROL	See Table 2
2	0	MODE CONTROL	See Table 2
3	0	MASTER/SLAVE	0 = SLAVE, 1 = MASTER
4	0	RESOLUTION	0 = 16 bit, 1 = 32 bit
5	0	RESERVED	Should always be set to '1'
6	0	ZERO CROSSING SET	0 = ZXD ENABLE, 1 = ZXD DISABLE
7	0	VOLUME CONTROL	See Table 3
8	0		
9	0		
10	0	_	
11	0		
12	0	BYP CHARGE RATE	0 = 1X, 1 = 2X
13	0	RESERVED	
14	0	RESERVED	
15 (MSB)	0	RESERVED	Should always be set to '0'

Table 1. Bit Allocation

MODE CONTROL

Sets the modes as outlined in Table 2.

Table 2. Output Mode Selection (Bits 1 & 2 above)

Output Mode #	BIT 2	BIT 1	MODE
0	0	0	SD
1	0	1	STANDBY
2	1	0	MUTE
3	1	1	ACTIVE

Shutdown turns off the part completely for maximum power savings. The Standby mode turns off the clock but still consumes more power than the shutdown mode. However, coming out of standby mode allows the part to turn back on faster than from shutdown. In Mute mode the clocks remain on which uses more power but allows faster recovery and the ability to supply clock signals to other devices which is important when the part is used in master mode. Active mode turns the part on for normal operation.

MASTER/SLAVE SELECT

Allows the part to act as a master and supply the clock for the rest of the system or be a slave to the system clock.

RESOLUTION SET

Sets the resolution to be either 16 or 32 bits of stereo audio information. For most applications this will be set at 16 bits.



SNAS178E-JULY 2003-REVISED MAY 2013

ZERO CROSSING DETECT SET

This pin turns on the zero crossing detection circuit. With this circuit enabled the part will not allow a volume step change, or shutdown mode, or standby mode to occur until the audio input signal passes through zero. This pin should be set to on for most applications.

VOLUME CONTROL

The internal Stereo Volume Control is set by changing bits 7 through 11 in the SPI interface, as shown in Table 3 below. The zero dB setting is for 3V VDD operation and the +3dB is for 5V VDD.

Gain (dB)	Bit 11	D:4 40	Dit 0	D:4 0	Bit 7
HP_L & HP_R	BIT 11	Bit 10	Bit 9	Bit 8	Bit 7
-43.5	0	0	0	0	0
-42.0	0	0	0	0	1
-40.5	0	0	0	1	0
-39.0	0	0	0	1	1
-37.5	0	0	1	0	0
-36.0	0	0	1	0	1
-34.5	0	0	1	1	0
-33.0	0	0	1	1	1
-31.5	0	1	0	0	0
-30.0	0	1	0	0	1
-28.5	0	1	0	1	0
-27.0	0	1	0	1	1
-25.5	0	1	1	0	0
-24.0	0	1	1	0	1
-22.5	0	1	1	1	0
-21.0	0	1	1	1	1
-19.5	1	0	0	0	0
-18.0	1	0	0	0	1
-16.5	1	0	0	1	0
-15.0	1	0	0	1	1
-13.5	1	0	1	0	0
-12.0	1	0	1	0	1
-10.5	1	0	1	1	0
-9.0	1	0	1	1	1
-7.5	1	1	0	0	0
-6.0	1	1	0	0	1
-4.5	1	1	0	1	0
-3.0	1	1	0	1	1
-1.5	1	1	1	0	0
0.0	1	1	1	0	1
1.5	1	1	1	1	0
3.0	1	1	1	1	1



BYPASS CHARGE RATE BIT 12

This control pin allows the user to change the Bypass Capacitor's charge rate by a factor of two. Setting this bit at zero will set the circuit to it's normal 1x rate. Setting the bit to High will double the charge rate and allow the part to turn on faster with a slight degradation in turn on click/pop noise.

BITS 5, 13, 14, and 15

Bits 13, 14, and 15 are all reserve bits and must be set to low/zero/ground.

Bit 5 must be set High.


SPI CONTROL INTERFACE BUS (J1)

SPI DATA: This is the serial data pin.

SPI CLK: This is the clock input pin.

SPI ENABLE: This is the SPI enable pin.

SPI TIMING DIAGRAM



SPI OPERATIONAL REQUIREMENTS

1. The maximum clock rate is 5MHz for the CLK pin.

2. CLK must remain logic-high for at least 100ns (t_{CH}) after the rising edge of CLK, and CLK must remain logic-low for at least 100ns (t_{CL}) after the falling edge of CLK.

3. Data bits are written to the DATA pin with the least significant bit (LSB) first.

4. The serial data bits are sampled at the rising edge of CLK. Any transition on DATA must occur at least 20ns (t_{DS}) before the rising edge of CLK. Also, any transition on DATA must occur at least 20ns (t_{DH}) after the rising edge of CLK and stabilize before the next rising edge of CLK.

5. ENABLE should be logic-high only during serial data transmission.

6. ENABLE must be logic-high at least 20ns (t_{ES}) before the first rising edge of CLK, and ENABLE has to remain logic-high at least 20ns (t_{EH}) after the sixteenth rising edge of CLK.

7. If ENABLE remains logic-low for more than 10ns before all 16 bits are transmitted then the data latch will be aborted.

8. If ENABLE is logic-high for more than 16 CLK pulses then only the first 16 data bits will be latched and activated at rising edge of sixteenth CLK.

9. ENABLE must remain logic-low for at least 30ns (t_{EL}).

10. Coincidental rising or falling edges of CLK and ENABLE are not allowed. If CLK is to be held logic-high after the data transmission, the falling edge of CLK must occur at least 20ns (t_{CS}) before ENABLE transitions to logic-high for the next set of data.



I2S INTERFACE BUS (J2 - See Figure 21)

The I2S standard provides a uni-directional serial interface designed specifically for digital audio. For the LM4921, the interface provides access to a 48kHz, 16 bit full-range stereo audio DAC. This interface uses a three wire system of clock (I2S_CLK), data (I2S_DATA), and word select (I2S_WS, sometimes called Right/Left Select).

A bit clock (I2S_CLK) at 32 or 64 times the sample frequency is established by the I2S system master and the word select (I2S_WS) line is driven at a frequency equal to the sampling rate of the audio data, in this case 48kHz. The word line is registered to change on the positive edge of the bit clock. The serial data (I2S_DATA) is sent MSB first, again registers on the positive edge of the bit clock, delayed by 1 bit clock cycle relative to the changing of the word line (typical I²S format).

MCLK/XTAL_IN (S1 MCLK SEL - See Figure 21)

This is the input for an external Master Clock. The jumper at S1 must be removed (disconnecting the onboard crystal from the circuit) when using an external Master Clock.

STEREO HEADPHONE OUTPUT JACK (J3 - See Figure 21)


This is the stereo headphone output. Each channel is single-ended, with 100uF DC output blocking capacitors mounted on the demo board (C6 and C7). These capacitors are necessary to block the 1/2 VDD DC bias and prevent it from flowing through the headphone speakers (DC current will destroy most audio speakers) while allowing the audio ac signal to pass through. The jack features a typical stereo headphone pinout.



SNAS178E -JULY 2003-REVISED MAY 2013

LM4921ITL DEMO BOARD OPERATION

The LM4921ITL demo board is a complete evaluation platform (Parallel Port SPI Interface Card and control software available), designed to give easy access to the control pins of the part and comprise all the necessary external passive components. There are separate analog and digital supply connectors, SPI interface bus (J1) for the control lines, I²S interface bus (J2) for full-range digital audio, stereo headphone output (J3), and an external MCLK input (P1) for use in place of the crystal on the demoboard.



(1) Parallel Port SPI Interface Card and control software available.



DEMO BOARD BILL OF MATERIALS

Texas I	nstruments Bill of Mat	erial					
Analog	Audio LM4921ITL20 E	Eval Board					
Assembly Part Number: 980011973-100							
Revision A							
ltem	Part Number	Part Description	Qty	Ref Designator			
1	551011973-001	LM4921 Eval Board PCB etch 001	1				
2		LM4921 ITL20 DSBGA 20 Bumps	1	U1			
3		Cer Cap 22pF 50V 10%, size 1206	2	C1, C2			
4		Cer Cap 0.1pF 50V 10%, size 1206	1	C4			
5		Tant Cap 1µF 16V 10%, 3216	3	C3, C5, C8			
6		Tant Cap 220µF 16V 10%, 7243	2	C6, C7			
7		1 meg ohm	1	R1			
8		Crystal 11.2896MHz	1	Y1			
9		Phone Jack 3.5mm Stereo	1	J3			
10		Jumper Header 1X2	2	P1, S1			
11		Jumper Header 1X3	2	J1			
12		Jumper Header 1X5	2	J2			
13		PCB Banana Jack, Black-Mouser 164-6218	4	A GND, D GND, GND (2)			
14		PCB Banana Jack, Red-Mouser 164-6219	4	A VDD, D VDD, HP L, HP R			



SNAS178E -JULY 2003-REVISED MAY 2013

DEMO BOARD ARTWORKS






Figure 22. Silkscreen Layer






SNAS178E-JULY 2003-REVISED MAY 2013

Submit Documentation Feedback

19







Figure 24. Mid Layer 1





www.ti.com



SNAS178E -JULY 2003-REVISED MAY 2013




Figure 26. Bottom Layer

SNAS178E-JULY 2003-REVISED MAY 2013

Cł	hanges from Revision D (May 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	20



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM4921ITL/NOPB	ACTIVE	DSBGA	YZR	20	250	RoHS & Green	(6) SNAGCU	Level-1-260C-UNLIM	-40 to 85	G B9	Samples
LM4921ITLX/NOPB	ACTIVE	DSBGA	YZR	20	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	G B9	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4921ITL/NOPB	DSBGA	YZR	20	250	178.0	8.4	2.34	2.85	0.76	4.0	8.0	Q1
LM4921ITLX/NOPB	DSBGA	YZR	20	3000	178.0	8.4	2.34	2.85	0.76	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION


31-Aug-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM4921ITL/NOPB	DSBGA	YZR	20	250	208.0	191.0	35.0	
LM4921ITLX/NOPB	DSBGA	YZR	20	3000	208.0	191.0	35.0	

YZR0020



B. This drawing is subject to change without notice.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated