

LM833-N Dual Audio Operational Amplifier

Check for Samples: LM833-N

FEATURES

- Wide Dynamic Range: >140dB
- Low Input Noise Voltage: 4.5nV/\/Hz
- High Slew Rate: 7 V/µs (typ); 5V/µs (Min)
- High Gain Bandwidth: 15MHz (typ); 10MHz (Min)
- Wide Power Bandwidth: 120KHz
- Low Distortion: 0.002%
- Low Offset Voltage: 0.3mV
- Large Phase Margin: 60°
- Available in 8 Pin VSSOP Package

Schematic Diagram


(1/2 LM833-N)

DESCRIPTION

The LM833-N is a dual general purpose operational amplifier designed with particular emphasis on performance in audio systems.

This dual amplifier IC utilizes new circuit and processing techniques to deliver low noise, high speed and wide bandwidth without increasing external components or decreasing stability. The LM833-N is internally compensated for all closed loop gains and is therefore optimized for all preamp and high level stages in PCM and HiFi systems.

The LM833-N is pin-for-pin compatible with industry standard dual operational amplifiers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Connection Diagram




Figure 1. See Package Number D0008A, P0008E or DGK0008A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

Supply Voltage V _{CC} –V _{EE}			36V			
Differential Input Voltage ⁽³⁾) V ₁		±30V			
Input Voltage Range ⁽³⁾ V _{IC}			±15V			
Power Dissipation ⁽⁴⁾ P _D			500 mW			
Operating Temperature Range T _{OPR}						
Storage Temperature Rang	ge T _{STG}		−60 ~ 150°C			
Soldering Information	PDIP Package	Soldering (10 seconds)	260°C			
	Small Outline Package (SOIC and VSSOP)	Vapor Phase (60 seconds)	215°C			
		Infrared (15 seconds)	220°C			
ESD tolerance (5)		•	1600V			

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) If supply voltage is less than $\pm 15V$, it is equal to supply voltage.
- (4) This is the permissible value at $T_A \le 85^{\circ}C$.
- (5) Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾⁽²⁾

$(T_A = 25^{\circ}C, V_S = \pm 15V)$

Symbol	Parameter	Parameter Conditions		Тур	Max	Units	
V _{OS}	Input Offset Voltage	R _S = 10Ω		0.3	5	mV	
l _{os}	Input Offset Current			10	200	nA	
I _B	Input Bias Current			500	1000	nA	
A _V	Voltage Gain	$R_L = 2 k\Omega, V_O = \pm 10V$	90	110		dB	
		R _L = 10 kΩ	±12	±13.5		V	
V _{OM}	Output Voltage Swing	$R_L = 2 k\Omega$	±12	±13.4		V	
V _{CM}	Input Common-Mode Range		±12	±14.0		V	
CMRR	Common-Mode Rejection Ratio	$V_{IN} = \pm 12V$	80	100		dB	
PSRR	Power Supply Rejection Ratio	V _S = 15 ~ 5V, -15 ~ -5V	80	100		dB	
l _Q	Supply Current	$V_0 = 0V$, Both Amps		5	8	mA	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) All voltages are measured with respect to the ground pin, unless otherwise specified.

AC ELECTRICAL CHARACTERISTICS

$(T_A = 25^{\circ}C, V_S = \pm 15V,$	$R_L = 2 k\Omega$)
--------------------------------------	---------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SR	Slew Rate	$R_L = 2 k\Omega$	5	7		V/µs
GBW	Gain Bandwidth Product	f = 100 kHz	10	15		MHz
V _{NI}	Equivalent Input Noise Voltage (LM833AM, LM833AMX)	RIAA, $R_S = 2.2 \text{ k}\Omega^{(1)}$			1.4	μV

(1) RIAA Noise Voltage Measurement Circuit

DESIGN ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C, V_S = \pm 15V)$

The following parameters are not tested or ensured.

Symbol	Parameter	Parameter Conditions			
$\Delta V_{OS} / \Delta T$	Average Temperature Coefficient		2	µV/°C	
	of Input Offset Voltage				
THD	Distortion	$R_{L} = 2 k\Omega, f = 20 \sim 20 kHz$	0.002	%	
		$V_{OUT} = 3$ Vrms, $A_V = 1$			
e _n	Input Referred Noise Voltage	$R_S = 100\Omega$, f = 1 kHz	4.5	nV / √Hz	
i _n	Input Referred Noise Current	f = 1 kHz	0.7	pA / √Hz	
PBW	Power Bandwidth	$V_0 = 27 V_{pp}, R_L = 2 k\Omega, THD \le 1\%$	120	kHz	
f _U	Unity Gain Frequency	Open Loop	9	MHz	
φ _M	Phase Margin	Open Loop	60	deg	
	Input Referred Cross Talk	f = 20~20 kHz	-120	dB	


100 125

20

20


www.ti.com

SNOSBD8E-MAY 2004-REVISED MAY 2012



TYPICAL PERFORMANCE CHARACTERISTICS






LM833-N

Texas Instruments


SNOSBD8E-MAY 2004-REVISED MAY 2012

www.ti.com





SNOSBD8E-MAY 2004-REVISED MAY 2012






APPLICATION HINTS

The LM833-N is a high speed op amp with excellent phase margin and stability. Capacitive loads up to 50 pF will cause little change in the phase characteristics of the amplifiers and are therefore allowable.

Capacitive loads greater than 50 pF must be isolated from the output. The most straightforward way to do this is to put a resistor in series with the output. This resistor will also prevent excess power dissipation if the output is accidentally shorted.

Noise Measurement Circuit




Complete shielding is required to prevent induced pick up from external sources. Always check with oscilloscope for power line noise.

Figure 25. Total Gain: 115 dB @f = 1 kHz Input Referred Noise Voltage: $e_n = V0/560,000$ (V)




RIAA Noise Voltage Measurement Circuit





Typical Applications



 $\begin{array}{l} A_V = 34.5 \\ F = 1 \ kHz \\ E_n = 0.38 \ \mu V \\ A \ Weighted \end{array}$

Figure 28. NAB Preamp






Figure 29. NAB Preamp Voltage Gain vs Frequency




 $V_0 = V1 - V2$

Figure 30. Balanced to Single Ended Converter



$$V_0 = V1 + V2 - V3 - V4$$

Figure 31. Adder/Subtracter








Illustration is $f_0 = 1 \text{ kHz}$

Figure 33. Second Order High Pass Filter (Butterworth)

TEXAS INSTRUMENTS

SNOSBD8E-MAY 2004-REVISED MAY 2012

www.ti.com




Illustration is $f_0 = 1 \text{ kHz}$







Illustration is $f_0 = 1$ kHz, Q = 10, A_{BP} = 1

Figure 35. State Variable Filter





TEXAS INSTRUMENTS

www.ti.com

SNOSBD8E - MAY 2004 - REVISED MAY 2012




Figure 37. 2 Channel Panning Circuit (Pan Pot)





Figure 38. Line Driver



SNOSBD8E-MAY 2004-REVISED MAY 2012







SNOSBD8E - MAY 2004 - REVISED MAY 2012





Illustration is: V0 = 101(V2 - V1)










Figure 42. 10 Band Graphic Equalizer

fo (Hz)	C ₁	C ₂	R ₁	R ₂
32	0.12µF	4.7µF	75kΩ	500Ω
64	0.056µF	3.3µF	68kΩ	510Ω
125	0.033µF	1.5µF	62kΩ	510Ω
250	0.015µF	0.82µF	68kΩ	470Ω
500	8200pF	0.39µF	62kΩ	470Ω
1k	3900pF	0.22µF	68kΩ	470Ω
2k	2000pF	0.1µF	68kΩ	470Ω
4k	1100pF	0.056µF	62kΩ	470Ω
8k	510pF	0.022µF	68kΩ	510Ω
16k	330pF	0.012µF	51kΩ	510Ω

Note: At volume of change = ± 12 dB Q = 1.

LM833-N MDC MWC DUAL AUDIO OPERATIONAL AMPLIFIER




Figure 43. Die Layout (A - Step)



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM833M	ACTIVE	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LM833 M	Samples
LM833M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM833 M	Samples
LM833MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	Z83	Samples
LM833MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	Z83	Samples
LM833MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM833 M	Samples
LM833N/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM 833N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

19-Aug-2022

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM833MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM833MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM833MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

28-Feb-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM833MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM833MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM833MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



28-Feb-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM833M	D	SOIC	8	95	495	8	4064	3.05
LM833M	D	SOIC	8	95	495	8	4064	3.05
LM833M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM833N/NOPB	Р	PDIP	8	40	502	14	11938	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.




DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated