



Support & training

## LMC648x CMOS Rail-to-Rail Input and Output Operational Amplifiers

## 1 Features

Texas

INSTRUMENTS

- Rail-to-rail input common-mode voltage range (specified over temperature)
- Rail-to-rail output swing (within 20mV of supply rail, 100kΩ load)
- Specified 3V, 5V, and 15V performance
- Excellent CMRR and PSRR: 82dB
- Ultra-low input current: 20fA
- Specified for  $2k\Omega$  and  $600\Omega$  loads
- Improved replacement for TLC272, TLC277

### 2 Applications

- Data acquisition (DAQ)
- Currency counter
- Oscilloscope (DSO)
- Intra-DC interconnect (METRO)
- Macro remote radio unit (RRU)
- Multiparameter patient monitor
- Merchant telecom rectifiers
- Train control and management
- Process analytics (pH, gas, concentration, force, and humidity)
- Three phase UPS

## **3 Description**


The LMC6482 and LMC6484 (LMC648x) devices provide a common-mode range that extends to both supply rails. This rail-to-rail performance combined with excellent accuracy, due to a high CMRR, makes these devices unique among rail-to-rail input amplifiers. The devices are an excellent choice for systems that require a large input signal range, such as data acquisition. The LMC648x are also an excellent upgrade for circuits using limited common-mode range amplifiers, such as the TLC272, TLC274, TLC277 and TLC279.


Maximum dynamic signal range is provided in low voltage and single supply systems by the rail-to-rail output swing of the LMC648x. The rail-to-rail output swing is maintained for loads down to  $600\Omega$  of the device. Specified low-voltage characteristics and low-power dissipation make the LMC648x a great choice for battery-operated systems.

The LMC648x devices are available in PDIP, SOIC, and VSSOP packages.

Device Information							
PART NUMBER CHANNEL COUNT PACKAGE <sup>(1)</sup>							
		D (SOIC, 8)					
LMC6482	Dual	DGK (VSSOP, 8)					
		P (PDIP, 8)					
LMC6484	Quad	D (SOIC, 14)					
	Quad	N (PDIP, 14)					

(1) For more information, see Section 10.





Rail-to-Rail Input (V<sub>S</sub> = 3V)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.




## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	2
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	
5.4 Thermal Information LMC6482	5
5.5 Thermal Information LMC6484	5
5.6 Electrical Characteristics: V <sub>S</sub> = 5V	6
5.7 Electrical Characteristics: V <sub>S</sub> = 3V	
5.8 Typical Characteristics	10
6 Detailed Description	17
6.1 Overview	17
6.2 Functional Block Diagram	
6.3 Feature Description	17

6.4 Device Functional Modes	18
7 Application and Implementation	. 19
7.1 Application Information	
7.2 Typical Applications	
7.3 Power Supply Recommendations	
7.4 Layout.	
8 Device and Documentation Support	
8.1 Device Support	
8.2 Receiving Notification of Documentation Updates	
8.3 Support Resources	
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 32

## **4** Pin Configuration and Functions




#### Figure 4-1. LMC6482: D Package, 8-Pin SIOIC, DGK Package, 8-Pin VSSOP, and P Package, 8-pin PDIP (Top View)

#### Table 4-1. Pin Functions: LMC6482

	PIN	TYPE	DESCRIPTION	
NO.	NAME	TIFE	DESCRIPTION	
1	OUT A	Output	Output for amplifier A	
2	-IN A	Input	Inverting input for amplifier A	
3	+IN A	Input	Noninverting input for amplifier A	
4	V–	Power	Negative supply voltage input	
5	+IN B	Input	Noninverting input for amplifier B	
6	–IN B	Input	Inverting input for amplifier B	
7	OUT B	Output	Output for amplifier B	
8	V+	Power	Positive supply voltage input	





### Figure 4-2. LMC6484: D Package, 14-Pin SOIC, and N Package, 14-Pin PDIP (Top View)

PIN		TYPE	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	OUT A	Output	Output for amplifier A	
2	-IN A	Input	Inverting input for amplifier A	
3	+IN A	Input	Noninverting input for amplifier A	
4	V+	Power	Positive supply voltage input	
5	+IN B	Input	Noninverting input for amplifier B	
6	-IN B	Input	Inverting input for amplifier B	
7	OUT B	Output	Output for amplifier B	
8	OUT C	Output	Output for amplifier C	
9	-IN C	Input	Inverting input for amplifier C	
10	+IN C	Input	Noninverting input for amplifier C	
11	V–	Power	Negative supply voltage input	
12	+IN C	Input	Inverting input for amplifier D	
13	+IN C	Input	Noninverting input for amplifier D	
14	OUT C	Output	Output for amplifier D	



## 5 Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
	Differential input voltage		±Supply Voltage	
	Voltage at input/output pin	(V–) – 0.3	(V+) + 0.3	V
Vs	Supply voltage, $V_S = (V+) - (V-)$		16	V
	Current at input pin <sup>(3)</sup>	-5	5	mA
	Current at output pin <sup>(4) (5)</sup>	-30	30	mA
	Current at power supply pin		40	mA
TJ	Junction temperature <sup>(6)</sup>		150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
	Lead temperature (soldering, 10 sec)		260	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) If military- or aerospace-specified devices are required, contact the TI Sales Office or Distributors for availability and specifications.

(3) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

(4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over a long term can adversely affect reliability.

(5) Do not short circuit output to V+, when V+ is greater than 13V or reliability is adversely affected.

(6) The maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly into a printed circuit board (PCB).

### 5.2 ESD Ratings

			VALUE	UNIT
LMC6482	2			
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1500	V
LMC6484				
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Supply voltage, $V_S = (V+) - (V-)$	3	15.5	V
TJ	Junction temperature	-40	85	°C



### 5.4 Thermal Information LMC6482

THERMAL METRIC <sup>(1)</sup>					
		THERMAL METRIC <sup>(1)</sup> D (SOIC) DGK (VSSOP)		P (PDIP)	UNIT
		8 PINS	8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	128.9	169.5	76.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	68.6	60.9	65.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	72.4	91.2	52.7	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	19.7	8.3	35.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	71.6	89.6	52.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

#### 5.5 Thermal Information LMC6484

		LMC	LMC6484		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	N (PDIP)	UNIT	
		14 PINS	14 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	83.0	53.6	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	42.7	32.0	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	42.4	26.0	°C/W	
ΨJT	Junction-to-top characterization parameter	7.0	10.0	°C/W	
Ψјв	Junction-to-board characterization parameter	42.0	25.5	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 5.6 Electrical Characteristics: V<sub>S</sub> = 5V

# at T<sub>J</sub> = +25°C, V+ = 5V, V– = 0V, V<sub>CM</sub> = V<sub>OUT</sub> = V+ / 2, and R<sub>L</sub> > 1M $\Omega$ (unless otherwise noted)

<u></u>	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
DC SPEC	S					<b>-</b>		
		LMC648xAI			±0.11	±0.75		
V	Innut offect veltage		$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±1.35	mV	
V <sub>OS</sub>	Input offset voltage	LMC648xI			±0.11	±3	mv	
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±3.7		
dV <sub>OS</sub> /dT	Input offset voltage drift	$T_A = -40^{\circ}C$ to +85°C			±1		µV/°C	
IB	Input bias current				±0.02		pА	
чВ	input bias current	$T_A = -40^{\circ}C$ to +85°C				±4	рд	
laa	Input offset current				±0.01		pА	
l <sub>os</sub>	input onset current	$T_A = -40^{\circ}C$ to +85°C				±2	PΑ	
C <sub>IN</sub>	Common-mode input capacitance				3		pF	
R <sub>IN</sub>	Input resistance				10		TΩ	
		LMC648xAI		70	82			
		$0V \le V_{CM} \le 15V, V+ = 15V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	67				
	Common-mode rejection	$      LMC648xI  0V \le V_{CM} \le 15V, V+ = 15V $		65	82		dB	
CMRR			$T_A = -40^{\circ}C$ to $+85^{\circ}C$	62				
CIVILAT	ratio	$\label{eq:linear} \begin{split} & LMC648 xAI \\ & 0V \leq V_{CM} \leq 5V, \ V+ = 5V \\ & LMC648 xI \\ & 0V \leq V_{CM} \leq 5V, \ V+ = 5V \end{split}$		70	82			
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$	67				
				65	82			
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$	60				
	Positive power-supply		LMC648xAI		70	82		
		$5V \le V + \le 15V, V - = 0V,$ $V_0 = 2.5V$	$T_A = -40^{\circ}C$ to +85°C	67				
+PSRR	rejection ratio	LMC648xI		65	82		dB	
		$5V \le V+ \le 15V, V- = 0V, V_0 = 2.5V$	$T_A = -40^{\circ}C$ to +85°C	62				
		LMC648xAI		70	82			
–PSRR	Negative power-supply	$-5V \le V - \le -15V, V + = 0V,$ $V_0 = -2.5V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	67			dD	
-FORR	rejection ratio	LMC648xI		65	82		dB	
		$-5V \le V - \le -15V, V + = 0V,$ $V_0 = -2.5V$	$T_A = -40^{\circ}C$ to +85°C	62				
			Low		(V–) – 0.3	-0.25		
		nput common-mode V+ = 5V and 15V, oltage for CMRR ≥ 50dB	Low, $T_A = -40^{\circ}C$ to +85°C			0	V	
V <sub>CM</sub>	Input common-mode voltage		High	(V+) + 0.25	(V+) + 0.3			
			High, $T_A = -40^{\circ}C$ to +85°C	(V+)				



## 5.6 Electrical Characteristics: V<sub>S</sub> = 5V (continued)

at  $T_J$  = +25°C, V+ = 5V, V– = 0V,  $V_{CM}$  =  $V_{OUT}$  = V+ / 2, and  $R_L$  > 1M $\Omega$  (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT			
		LMC648xAI		140	666					
		sourcing, $R_L = 2k\Omega$ to 7.5V, V+ = 15V, 7.5V $\leq V_O \leq 11.5V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	84						
		LMC648xI		120	666					
		sourcing, $R_L = 2k\Omega$ to 7.5V, V+ = 15V, 7.5V $\leq V_{\Omega} \leq 11.5V$	T <sub>A</sub> = -40°C to +85°C	72			1			
		LMC648xAI		35	75					
		sinking, $R_L = 2k\Omega$ to 7.5V, V+ = 15V, 3.5V $\leq V_O \leq$ 7.5V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	20						
		LMC648xl		35	75					
		sinking, $R_L = 2k\Omega$ to 7.5V,	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	20						
Av	Large-signal voltage gain	V+ = 15V, $3.5V \le V_0 \le 7.5V$ LMC648xAI		80	300		V/mV			
		sourcing, $R_L = 600\Omega$ to 7.5V,	$T_A = -40^{\circ}C$ to +85°C	48						
		V+ = 15V, 7.5V $\leq$ V <sub>O</sub> $\leq$ 11.5V LMC648xI		50	300					
		sourcing, $R_L = 600\Omega$ to 7.5V,	T = 40°C to 195°C		300					
		$V + = 15V, 7.5V \le V_0 \le 11.5V$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	30						
		LMC648xAl sinking, $R_L = 600\Omega$ to 7.5V,	<b>T</b> (000)	20	35					
		$V + = 15V, 3.5V \le V_0 \le 7.5V$	$T_A = -40^{\circ}C$ to +85°C	13						
		LMC648xI sinking, $R_{L} = 600\Omega$ to 7.5V,		15	35					
		$V + = 15V, 3.5V \le V_0 \le 7.5V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	10						
			Swing high	4.8	4.9		0.5			
		V+ = 5V, $R_L$ = 2k $\Omega$ to V+ / 2	Swing high, $T_A = -40^{\circ}C$ to +85°C	4.7						
			Swing low		0.1	0.18				
			Swing low, $T_A = -40^{\circ}C$ to +85°C			0.24				
			Swing high	4.5	4.7					
		V+ = 5V, $R_L$ = 600 $\Omega$ to V+ / 2	Swing high, T <sub>A</sub> = -40°C to +85°C	4.24						
			Swing low		0.3	0.5				
1.	Voltage output owing		Swing low, $T_A = -40^{\circ}C$ to +85°C			0.65				
/ <sub>0</sub>	Voltage output swing		Swing high	14.4	14.7					
		V+ = 15V, R <sub>L</sub> = 2kΩ to V+ / 2	Swing high, $T_A = -40^{\circ}C$ to +85°C	14.2						
		$v = 15v, N_{2} = 2KS2 to v = 72$	Swing low		0.16	0.32				
			Swing low, $T_A = -40^{\circ}C$ to +85°C			0.45				
			Swing high	13.4	14.1					
		V+ = 15V, R <sub>L</sub> = 600Ω to V+ / 2	Swing high, $T_A = -40^{\circ}C$ to +85°C	13						
		$v = 10v, n_{\rm L} = 00002 t0 v = 72$	Swing low		0.5	1				
			Swing low, $T_A = -40^{\circ}C$ to +85°C			1.3				
		V+ = 5V, sourcing, $V_0 = 0V$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	16 12	20					
				12	15					
	Output short-circuit	V+ = 5V, sinking, $V_0$ = 5V	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	9.5						
SC	current			28	30		mA			
		V+ = 15V, sourcing, $V_0 = 0V$	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	22						
		1/1 = 45/1 similar $1/1 = 401/(4)$		30	30					
		V+ = 15V, sinking, $V_0 = 12V^{(1)}$	$T_A = -40^{\circ}C$ to +85°C	24						



## 5.6 Electrical Characteristics: V<sub>S</sub> = 5V (continued)

### at T<sub>J</sub> = +25°C, V+ = 5V, V– = 0V, V<sub>CM</sub> = V<sub>OUT</sub> = V+ / 2, and R<sub>L</sub> > 1M $\Omega$ (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
		Per amplifier, V+ = 5V,			0.5	0.7		
		V <sub>O</sub> = V+ / 2	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.9		
Is	Supply current		LMC6482		0.65	0.8	mA	
		Per amplifier, V+ = 15V, V <sub>O</sub> = V+ / 2	LMC6484		0.65	0.75		
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.95		
AC SPE	cs					ľ		
		LMC648xAI		1	1.3			
SR	Slew rate <sup>(2)</sup>	V+ = 15V, 10V step	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	0.7			V/µs	
SK		LMC648xI		0.9	1.3		ν/μ3	
		V+ = 15V, 10V step	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	0.63				
GBW	Gain bandwidth	V+ = 15V			1.5		MHz	
Θm	Phase margin				50		Deg	
G <sub>m</sub>	Gain margin				15		dB	
	Amp-to-amp isolation	V+ = 15V, R <sub>L</sub> = 100k $\Omega$ to 7.5V, V <sub>O</sub>	= 12V <sub>PP</sub> , f = 1kHz		150		dB	
e <sub>n</sub>	Input-referred voltage noise	f = 1kHz, V <sub>CM</sub> = 1V			37		nV/√ <del>Hz</del>	
i <sub>n</sub>	Input current noise density	f = 1kHz			0.03		pA/√Hz	
THD	Total harmonic distortion	f = 10kHz, A <sub>V</sub> = -2, R <sub>L</sub> = 10kΩ	V <sub>O</sub> = 8.5V <sub>PP</sub>		0.01		%	
טחו		$ -10 \text{KHz}, A_V2, R_L = 10 \text{K}\Omega$	V+ = 10V, V <sub>O</sub> = 4.1V <sub>PP</sub>		0.01		70	

(1) Do not short circuit output to V+, when V+ is greater than 13V or reliability is adversely affected.

(2) Specification established from device population bench system measurements across multiple lots. Number specified is the slower of either the positive or negative slew rates.



## 5.7 Electrical Characteristics: V<sub>S</sub> = 3V


at T<sub>J</sub> = +25°C, V+ = 3V, V– = 0V, V<sub>CM</sub> = V<sub>OUT</sub> = V+ / 2, and R<sub>L</sub> > 1M $\Omega$  (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
DC SPEC	S						
		LMC648xAI			±0.9	±2	
	Innut offect veltage		$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±2.7	ma) (
V <sub>OS</sub>	Input offset voltage	LMC648xI			±0.9	±3	mV
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±3.7	
dV <sub>OS</sub> /dT	Input offset voltage drift	$T_A = -40^{\circ}C$ to +85°C			±2		µV/°C
I <sub>B</sub>	Input bias current				±0.02		pА
l <sub>os</sub>	Input offset current				±0.01		pА
CMRR	Common-mode rejection	N/ - 1/ 2)/	LMC648xAI	64	74		dB
CIVIRR	ratio	0V < V <sub>CM</sub> < 3V	LMC648xI	60	74		uБ
PSRR	Power-supply rejection	3V < V+ < 15V, V- = 0V	LMC648xAI	68	80	dB	٦D
PSRR	ratio	30 < 0+ < 150, 0- = 00	LMC648xI	60	80		aв
	Input common-mode		Low		(V–) – 0.25	0	V
V <sub>CM</sub>	voltage	For CMRR ≥ 50dB	High	(V+)	(V+) + 0.25		v
		$P_{\rm r} = 2kO_{\rm r} t_{\rm r} \lambda/t_{\rm r} / 2$	Swing high		2.8		
V	Voltage output swing	$R_L = 2k\Omega$ to V+ / 2	Swing low		0.2		V
Vo		$R_1 = 600\Omega$ to V+ / 2	Swing high	2.5	2.7		v
		$R_{L} = 60002 10 V + 72$	Swing low		0.37	0.6	
			LMC6482		0.4125	0.6	
Is	Supply current	Per amplifier	LMC6484		0.4125	0.625	mA
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.75	
AC SPEC	S						
SR	Slew rate <sup>(1)</sup>	Voltage follower with 2V step	input		0.9		V/µs
GBW	Gain bandwidth				1		MHz
THD	Total harmonic distortion	f = 10kHz, A <sub>V</sub> = -2, R <sub>L</sub> = 10kΩ	$P_{\rm A}, V_{\rm O} = 2V_{\rm PP}$		0.02		%
	1						


(1) Number specified is the slower of either the positive or negative slew rates.




## **5.8 Typical Characteristics**


































## 6 Detailed Description

### 6.1 Overview

The LMC648x are CMOS operational amplifiers that supports both rail-to-rail inputs and outputs. The device operates in both dual-supply mode and single-supply mode.

#### 6.2 Functional Block Diagram



#### 6.3 Feature Description

#### 6.3.1 Amplifier Topology

The LMC648x are true rail-to-rail input operational amplifiers with an input common-mode range that extends 300mV beyond either supply rail. When the input common-mode voltage swings to about 3V from the positive rail, some dc specifications, namely offset voltage, can be slightly degraded. Figure 6-1 illustrates this behavior. The LMC648x incorporate a specially designed input stage to reduce the inherent accuracy problems seen in other rail-to-rail input amplifiers. The LMC648x input stage design is complemented by an output stage capable of rail-to-rail output swing even when driving a large load.





Figure 6-1. Input Offset Voltage vs Common-Mode Voltage




#### 6.3.2 Input Common-Mode Voltage Range

Unlike Bi-FET amplifier designs, the LMC648x do not exhibit phase inversion when an input voltage exceeds the negative supply voltage. Figure 6-2 shows an input voltage exceeding both supplies with no resulting phase inversion on the output.

The absolute maximum input voltage is 300mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in Figure 6-3, can cause excessive current to flow in or out of the input pins possibly affecting reliability.



Applications that exceed this rating must externally limit the maximum input current to  $\pm$ 5mA with an input resistor (R<sub>i</sub>) as shown in Figure 6-4.



NOTE: R<sub>i</sub> input current protection for voltages exceeding the supply voltages.

#### Figure 6-4. R<sub>i</sub> Input Current Protection for Voltages Exceeding the Supply Voltages

#### 6.3.3 Rail-to-Rail Output

The LMC648x output can swing to within a few hundred millivolts of either supply voltage. Use the specified output swing specifications to calculate an approximate output resistance for different sourcing and sinking conditions. Use the calculated output resistance to estimate the maximum output voltage swing as a function of load.

#### 6.4 Device Functional Modes

The LMC648x can be used in applications where each amplifier channel is used independently, or in applications in which the channels are cascaded. See the *Section 7.2* section for more information.



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information


#### 7.1.1 Upgrading Applications

The LMC648x have industry-standard pin outs to retrofit existing applications. System performance can be greatly increased by the features of the LMC648x. The key benefit of designing in the LMC648x is increased linear signal range. Most op amps have limited input common-mode ranges. Signals that exceed this range generate a nonlinear output response that persists long after the input signal returns to the common-mode range.

Linear signal range is vital in applications such as filters where signal peaking can exceed input common-mode ranges resulting in output phase inversion or severe distortion.

#### 7.1.2 Data Acquisition Systems

Figure 7-1 shows a low-power, single-supply data-acquisition system achieved by buffering the ADC12038 with the LMC648x. Capable of using the full supply range, the LMC648x does not require input signals to be scaled down to meet limited common-mode voltage ranges. The LMC648x CMRR of 82dB maintains integral linearity of a 12-bit data acquisition system to  $\pm 0.325$  LSB. Other rail-to-rail input amplifiers with only 50dB of CMRR can degrade the accuracy of the data acquisition system to only 8 bits.



NOTE: Operating from the same supply voltage, the LMC648x buffers the ADC12038 maintaining excellent accuracy.

Figure 7-1. Buffering the ADC12038 With the LMC648x



#### 7.1.3 Instrumentation Circuits

The LMC648x have high input impedance, large common-mode range and high CMRR needed for designing instrumentation circuits. Instrumentation circuits designed with the LMC648x can reject a larger range of common-mode signals than most in-amps. This makes instrumentation circuits designed with the LMC648x an excellent choice for noisy or industrial environments. Other applications that benefit from these features include analytic medical instruments, magnetic field detectors, gas detectors, and silicon-based transducers.

A small valued potentiometer is used in series with  $R_G$  to set the differential gain of the 3-op-amp instrumentation circuit in Figure 7-2. This combination is used instead of one large valued potentiometer to increase gain trim accuracy and reduce error due to vibration. An improved design that can help increase accuracy, save cost, and reduce board space can be achieved by using the RES11A matched resistor pair series.






Figure 7-2. Low Power, Three Op Amp Instrumentation Amplifier

The Figure 7-3 shows how a high precision, high CMRR, and low drift in-amp can be achieved using two matched resistor pairs. Using a 1:4 ratio, a gain of 36V/V can be easily implemented. Other gain options are possible by using the various ratios available. One downside to the original implementation in Figure 7-2 is that very high performance, 0.01% resistors and a couple of potentiometers are needed to achieve very high common-mode rejection and gain accuracy. High accuracy resistors can be very expensive and add to board layout size and complexity. Another downside is that the temperature drift of the discrete resistors causes an increase in gain error that is not easily calibrated out.

The RES11A matched resistor pairs provide high common-mode rejection and gain-error performance due to excellent matching to less than 0.05%. The resistors are on the same substrate; therefore, the resistors drift in the same direction, minimizing temperature-related errors such as gain error drift. For a more detailed analysis of the benefits of the RES11A over discrete resistors, see the *Optimizing CMRR in Differential Amplifier Circuits With Precision Matched Resistor Divider Pairs* application note.







A two op amp instrumentation amplifier designed for a gain of 100V/V is shown in Figure 7-4. Low sensitivity trimming is made for offset voltage, CMRR, and gain. Low cost and low power consumption are the main advantages of this two op amp circuit. An alternative circuit with a gain of 10V/V with the RES11A is also provided for this circuit in Figure 7-5.

Higher frequency and larger common-mode range applications are best facilitated by a three op amp instrumentation amplifier.




Figure 7-4. Low Power, Two Op Amp Instrumentation Amplifier




Figure 7-5. Low Power, Two Op Amp Instrumentation Amplifier with RES11A

### 7.2 Typical Applications

7.2.1 3V Single-Supply Buffer Circuit




Figure 7-6. 3V Single-Supply Buffer Circuit

#### 7.2.1.1 Design Requirements

For best performance, ensure that the input voltage swing is between V+ and V-.

Also, ensure that the input does not exceed the common-mode input voltage range.

To reduce the risk of destabilizing the output, use resistive isolation on the output when driving capacitive loads (see *Section 7.2.1.2*).

When large feedback resistors are used, compensate for parasitic capacitance on the input, if necessary. See *Section* 7.2.1.2.



#### 7.2.1.2 Detailed Design Procedure

#### 7.2.1.2.1 Capacitive Load Compensation

The LMC648x provides a robust output stage for directly driving capacitive loads. Capacitive loads interact with the output impedance of the amplifier to create a pole that can cause instability. When driving capacitive loads, consider the closed-loop bandwidth and output impedance of the amplifier. The LMC648x open-loop output impedance is shown in Figure 7-7.




Figure 7-7. Open-Loop Output Impedance

In some applications, driving large capacitive loads is required and additional compensation is necessary. Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 7-8. This simple technique is useful for isolating the capacitive inputs of multiplexers and A/D converters.




Figure 7-8. Resistive Isolation of a 330pF Capacitive Load





Figure 7-9. Pulse Response of the LMC6482 Circuit in Figure 7-8



#### 7.2.1.2.2 Capacitive Load Tolerance

The LMC648x can typically directly drive a 100pF load with  $V_S = 15V$  at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op amps. The combination of the output impedance of the op-amp and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Figure 7-10 shows how improved frequency response is achieved by indirectly driving capacitive loads.



NOTE: Compensated to handle a 330pF capacitive load.

#### Figure 7-10. LMC648x Noninverting Amplifier

R1 and C1 serve to counteract the loss of phase margin by feeding forward the high-frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 are experimentally determined for the desired pulse response. Figure 7-11 shows the resulting pulse response.




Figure 7-11. Pulse Response of LMC6482 Circuit in Figure 7-10



(2)

#### 7.2.1.2.3 Compensating For Input Capacitance

The use of large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC648x, is quite common. Large feedback resistors can react with small values of input capacitance due to transducers, photo diodes, and circuits board parasitics to reduce phase margins.




Figure 7-12. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in Figure 7-12),  $C_f$ , is first estimated by:

$$\frac{1}{2\pi R 1 C_{IN}} \ge \frac{1}{2\pi R 2 C_f} \tag{1}$$

or


 $R1 C_{IN} \le R2 C_{f}$ 

which typically provides significant overcompensation.

Printed-circuit-board stray capacitance can be larger or smaller than that of a bread-board, so the actual optimum value for  $C_f$  can be different. Check the value of  $C_f$  on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

#### 7.2.1.2.4 Offset Voltage Adjustment

Offset voltage adjustment circuits are illustrated in Figure 7-13 and Figure 7-14. Large value resistances and potentiometers are used to reduce power consumption while providing typically  $\pm 2.5$ mV of adjustment range, referred to the input, for both configurations with V<sub>S</sub> =  $\pm 5$ V.







Figure 7-14. Noninverting Configuration Offset Voltage Adjustment

Figure 7-13. Inverting Configuration Offset Voltage Adjustment



#### 7.2.1.3 Application Curves



#### 7.2.2 Typical Single-Supply Applications

The circuit in Figure 7-17 uses a single supply to half-wave rectify a sinusoid centered about ground.  $R_i$  limits current into the amplifier caused by the input voltage exceeding the supply voltage. Full-wave rectification is provided by the circuit in Figure 7-19.




Figure 7-17. Half-Wave Rectifier With Input Current Protection (R<sub>i</sub>)




Figure 7-18. Half-Wave Rectifier Waveform

In Figure 7-23, dielectric absorption and leakage is minimized by using a polystyrene or polyethylene hold capacitor. The droop rate is primarily determined by the value of  $C_{HOLD}$  and diode leakage current. The ultra-low input current of the LMC648x has a negligible effect on droop. For applications requiring ultra-low input bias current, see the OPA928.







Figure 7-19. Full-Wave Rectifier With Input Current Protection (R<sub>I</sub>)








Figure 7-22. Positive Supply Current Sense





Figure 7-23. Low-Voltage Peak Detector With Rail-To-Rail Peak Capture Range

The high CMRR (82dB) of the LMC648x allows excellent accuracy throughout the rail-to-rail dynamic capture range of the circuit.



V+






Figure 7-24. Rail-to-Rail Sample and Hold

The low-pass filter circuit in Figure 7-25 can be used as an anti-aliasing filter with the same voltage supply as the A/D converter.

Filter designs can also take advantage of the LMC648x ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors that take less board space and cost less.




Figure 7-25. Rail-to-Rail, Single-Supply Low-Pass Filter

$$R1 = R2, \ C1 = C2, \ f = \frac{1}{2\pi R1C1}, \ DF = \frac{1}{2}\sqrt{\frac{C2}{C1}}\sqrt{\frac{R2}{R1}}$$
(3)



#### 7.3 Power Supply Recommendations

The LMC648x operate over a supply range of 3V to 15.5V. To achieve noise immunity as appropriate to the application, use good printed circuit board (PCB) layout practices for power-supply rails and planes, as well as bypass capacitors connected between the power-supply pins and ground.

### 7.4 Layout


#### 7.4.1 Layout Guidelines

As a general rule, any circuit that must operate with less than 1000pA of leakage current requires special layout of the PC board. To take advantage of the ultra-low input current of the LMC648x, typically less than 20fA, an excellent layout is essential. Fortunately, the techniques of obtaining low leakages are quite simple. First, do not ignore the surface leakage of the PCB even though the leakage current can sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage can be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC648x inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, and so forth connected to the inputs of the op amp, as in Figure 7-26. To have a significant effect, place guard rings on both the top and bottom of the PCB. This PC foil must then be connected to a voltage that is at the same voltage as the amplifier inputs, because no leakage current can flow between two points at the same potential. For example, a PCB trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, can leak 5pA if the trace were a 5V bus adjacent to the pad of the input. This leakage can cause a 250 times degradation from the actual performance of the LMC648x. However, if a guard ring is held within 5mV of the inputs, then even a resistance of  $10^{11}\Omega$  causes only 0.05pA of leakage current. See Figure 7-27 through Figure 7-29 for typical connections of guard rings for standard op-amp configurations.

Be aware that when laying out a PCB for the sake of just a few circuits is not practical, another technique is even better than a guard ring on a PCB: Do not insert the input pin of the amplifier into the PCB at all, but bend the pin up in the air, and use only air as an insulator. Air is an excellent insulator. In this case you forgo some of the advantages of PCB construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 7-30.

#### 7.4.2 Layout Example



#### Figure 7-26. Example of Guard Ring in PCB Layout Typical Connections of Guard Rings










Figure 7-27. Inverting Amplifier Typical Connections of Guard Rings







#### Figure 7-29. Follower Typical Connections of Guard Rings



Input pins are lifted out of PCB and soldered directly to components. All other pins connected to PCB.

Figure 7-30. Air Wiring



## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Support

#### 8.1.1.1 Spice Macromodel

A spice macromodel is available for the LMC648x. This model includes accurate simulation of the following:

- Input common-mode voltage range
- Frequency and transient response
- Gain bandwidth (GBW) dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

### 8.1.1.2 PSpice<sup>®</sup> for TI

PSpice<sup>®</sup> for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

#### 8.1.1.3 TINA-TI™ Simulation Software (Free Download)

TINA-TI<sup>™</sup> simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA<sup>™</sup> software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Design tools and simulation web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI™ software folder.

#### 8.1.1.4 DIP-Adapter-EVM

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount devices. Connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits. The DIP-Adapter-EVM kit supports the following industry-standard packages: D or U (SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT-23-6, SOT-23-5 and SOT-23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6).

#### 8.1.1.5 DIYAMP-EVM

The DIYAMP-EVM is a unique evaluation module (EVM) that provides real-world amplifier circuits, enabling the user to quickly evaluate design concepts and verify simulations. This EVM is available in three industry-standard packages (SC70, SOT23, and SOIC) and 12 popular amplifier configurations, including amplifiers, filters, stability compensation, and comparator configurations for both single and dual supplies.

#### 8.1.1.6 TI Reference Designs

TI reference designs are analog solutions created by TI's precision analog applications experts. TI reference designs offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI reference designs are available online at https://www.ti.com/reference-designs.



#### 8.1.1.7 Filter Design Tool

The filter design tool is a simple, powerful, and easy-to-use active filter design program. The filter design tool allows the user to create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the Design tools and simulation web page, the filter design tool allows the user to design, optimize, and simulate complete multistage active filter solutions within minutes.

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TINA-TI<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

TINA<sup>™</sup> is a trademark of DesignSoft, Inc.

PSpice<sup>®</sup> is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision H (November 2023) to Revision I (February 2024) P	Page
•	Added LMC6484 and associated content	1
•	Updated content from previous LMC6484 data sheet (SNOS675D) as detailed in Changes from Revision	G
	(April 2020) to Revision H (November 2023) of this data sheet (SNOS674I)	1
•	Added values for LMC6482 and LMC6484 based on latest modeling standard to Thermal Information	5
•	Updated Electrical Characteristics format for LMC6484 and as detailed in Changes from Revision G (April	1
	2020) to Revision H (November 2023) of this data sheet	6
•	Changed CMRR from 62dB to 60dB to match LMC6484 in Electrical Characteristics: V <sub>S</sub> = 5V	6
•	Updated footnote (2) on how slew rate minimum value is specified in <i>Electrical Characteristics</i> : V <sub>S</sub> = 5V	6
•	Changed THD from 0.01% to 0.02% in <i>Electrical Characteristics</i> : V <sub>S</sub> = 3V	
_		

#### Changes from Revision G (April 2020) to Revision H (November 2023)

Page

LMC6482 LMC6484 SNOS674I – OCTOBER 1997 – REVISED FEBRUARY 2024



•	Deleted specifications are typical, high voltage gain, and power good output from Features	1
•	Deleted M version device from data sheet; see the LMC6482QML for more information	
•	Updated front page figures in <i>Description</i>	
•	Updated Pin Configuration and Functions	
•	Added ± to input offset voltage, input offset voltage drift, input bias current, and input offset current in	
	Electrical Characteristics	6
•	Updated parameter names throughout <i>Electrical Characteristics</i> for consistency	
•	Deleted notes 1, 2, and 3 from Electrical Characteristics	_
•	Changed supply current specification from total to per amplifier in <i>Electrical Characteristics</i>	
•	Deleted Figure 11 to 13, Figure 19 to 23, Figure 32 to 33, and Figure 47 to 52	
•	Updated functional block diagram	
•	Updated description of the input stage in Amplifier Topology	
•	Added Input Offset Voltage vs Common-Mode Voltage plot in Amplifier Topology	
•	Updated the description in Rail-to-Rail Output	18
•	Added an improved instrumentation amplifier circuit to Instrumentation Circuits	
•	Added Figure 7-7, Open-Loop Output Impedance and related content to Capacitive Load Compensation	22
•	Added OPA928 femtoampere-input bias-current op-amp recommendation to Typical Single-Supply	
	Applications	25
•	Deleted references to the library disk in Spice Macromodel	30

С	Changes from Revision F (April 2020) to Revision G (April 2020)	Page
•	Deleted old note 4 from <i>Electrical Characteristics</i> for V+ = 5 V table	6

С	Changes from Revision E (April 2015) to Revision F (April 2020)	Page
•	Changed junction temperature max value from -85°C to 85°C (typo) in Recommended Operating Conc	litions
	table	4

С	Changes from Revision D (March 2013) to Revision E (April 2015)	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device	ce
	Functional Modes, Application and Implementation section, Power Supply Recommendations section,	Layout
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Inform	mation
	section	1

С	hanges from Revision C (March 2013) to Revision D (March 2013)	Page
•	Changed layout of National Semiconductor Data Sheet to TI format	25

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMC6482AIM	LIFEBUY	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LMC64 82AIM	
LMC6482AIM/NOPB	LIFEBUY	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC64 82AIM	
LMC6482AIMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC64 82AIM	Samples
LMC6482AIN/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC64 82AIN	Samples
LMC6482IM/NOPB	LIFEBUY	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC64 82IM	
LMC6482IMM	LIFEBUY	VSSOP	DGK	8	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 85	A10	
LMC6482IMM/NOPB	LIFEBUY	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A10	
LMC6482IMMX	LIFEBUY	VSSOP	DGK	8	3500	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 85	A10	
LMC6482IMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A10	Samples
LMC6482IMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LMC64 82IM	Samples
LMC6482IN/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC6482IN	Samples
LMC6484AIM/NOPB	LIFEBUY	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC6484 AIM	
LMC6484AIMX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC6484 AIM	Samples
LMC6484AIN/NOPB	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC6484AIN	Samples
LMC6484IM/NOPB	LIFEBUY	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC6484IM	
LMC6484IMX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC6484IM	Samples
LMC6484IN/NOPB	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC6484IN	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based

flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

NSTRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6482AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6482IMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC6482IMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC6482IMMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC6482IMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC6482IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC6484AIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6484IMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

8-May-2024



Device	Length (mm)	Width (mm)	Height (mm)				
	Package Type	Package Drawing		SPQ		. ,	
LMC6482AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6482IMM	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMC6482IMM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMC6482IMMX	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMC6482IMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMC6482IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6484AIMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMC6484IMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

8-May-2024

## TUBE



## - B - Alignment groove width

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMC6482AIM	D	SOIC	8	95	495	8	4064	3.05
LMC6482AIM	D	SOIC	8	95	495	8	4064	3.05
LMC6482AIM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMC6482AIN/NOPB	Р	PDIP	8	40	502	14	11938	4.32
LMC6482IM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMC6482IN/NOPB	Р	PDIP	8	40	506	13.97	11230	4.32
LMC6482IN/NOPB	Р	PDIP	8	40	502	14	11938	4.32
LMC6484AIM/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMC6484AIN/NOPB	N	PDIP	14	25	502	14	11938	4.32
LMC6484IM/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMC6484IN/NOPB	N	PDIP	14	25	502	14	11938	4.32

# **DGK0008A**



# **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D0008A



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated