LMR62421 SIMPLE SWITCHER® 24Vout, 2.1A Step-Up Voltage Regulator in SOT-23

FEATURES

• Input Voltage Range of 2.7V to 5.5V
• Output Voltage up to 24V
• Switch Current up to 2.1A
• 1.6 MHz Switching Frequency
• Low Shutdown Iq, 80 nA
• Cycle-by-Cycle Current Limiting
• Internally Compensated
• Internal Soft-Start
• 5-Pin SOT-23 (2.92 x 2.84 x 1mm) and 6-Pin WSON (3 x 3 x 0.8 mm) Packaging
• Fully Enabled for WEBENCH® Power Designer

PERFORMANCE BENEFITS

• Extremely Easy to Use
• Tiny Overall Solution Reduces System Cost

DESCRIPTION

The LMR62421 is an easy-to-use, space-efficient 2.1A low-side switch regulator ideal for Boost and SEPIC DC-DC regulation. It provides all the active functions to provide local DC/DC conversion with fast-transient response and accurate regulation in the smallest PCB area. Switching frequency is internally set to 1.6 MHz, allowing the use of extremely small surface mount inductor and chip capacitors while providing efficiencies near 90%. Current-mode control and internal compensation provide ease-of-use, minimal component count, and high-performance regulation over a wide range of operating conditions. External shutdown features an ultra-low standby current of 80 nA ideal for portable applications. Tiny 5-pin SOT-23 and 6-pin WSON packages provide space-savings. Additional features include internal soft-start, circuitry to reduce inrush current, pulse-by-pulse current limit, and thermal shutdown.

APPLICATIONS

• Boost / SEPIC Conversions from 3.3V, 5V Rails
• Space Constrained Applications
• Embedded Systems
• LCD Displays
• LED Applications

System Performance

![Efficiency vs Load Current](Image)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.
Typical Application

Connection Diagrams

Figure 1. 5-Pin SOT-23 (Top View)  
See DBV Package

Figure 2. 6-Pin WSON (Top View)  
See NGG0006A Package
## PIN DESCRIPTIONS - 5-Pin SOT-23

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SW</td>
<td>Switch node. Connect to the inductor, output diode.</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.</td>
</tr>
<tr>
<td>3</td>
<td>FB</td>
<td>Feedback pin. Connect FB to external resistor divider to set output voltage.</td>
</tr>
<tr>
<td>4</td>
<td>EN</td>
<td>Shutdown control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN + 0.3V.</td>
</tr>
<tr>
<td>5</td>
<td>VIN</td>
<td>Supply voltage for power stage, and input supply voltage.</td>
</tr>
</tbody>
</table>

## PIN DESCRIPTIONS - 6-Pin WSON

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PGND</td>
<td>Power ground pin. Place PGND and output capacitor GND close together.</td>
</tr>
<tr>
<td>2</td>
<td>VIN</td>
<td>Supply voltage for power stage, and input supply voltage.</td>
</tr>
<tr>
<td>3</td>
<td>EN</td>
<td>Shutdown control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN + 0.3V.</td>
</tr>
<tr>
<td>4</td>
<td>FB</td>
<td>Feedback pin. Connect FB to external resistor divider to set output voltage.</td>
</tr>
<tr>
<td>5</td>
<td>AGND</td>
<td>Signal ground pin. Place the bottom resistor of the feedback network as close as possible to this pin &amp; pin 4.</td>
</tr>
<tr>
<td>6</td>
<td>SW</td>
<td>Switch node. Connect to the inductor, output diode.</td>
</tr>
<tr>
<td>DAP</td>
<td>GND</td>
<td>Signal &amp; Power ground. Connect to pin 1 &amp; pin 5 on top layer. Place 4-6 vias from DAP to bottom layer GND plane.</td>
</tr>
</tbody>
</table>
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{IN}}$</td>
<td>-0.5V to 7V</td>
</tr>
<tr>
<td>SW Voltage</td>
<td>-0.5V to 26.5V</td>
</tr>
<tr>
<td>FB Voltage</td>
<td>-0.5V to 3.0V</td>
</tr>
<tr>
<td>EN Voltage</td>
<td>-0.5V to VIN + 0.3V</td>
</tr>
<tr>
<td>ESD Susceptibility</td>
<td>2kV</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>150°C</td>
</tr>
<tr>
<td>Storage Temp. Range</td>
<td>-65°C to 150°C</td>
</tr>
</tbody>
</table>

For soldering specifications: SNOA549

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specified specifications and the test conditions, see Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin.

(4) Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.

**Operating Ratings**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{IN}}$</td>
<td>2.7V to 5.5V</td>
</tr>
<tr>
<td>$V_{\text{EN}}$</td>
<td>0V to $V_{\text{IN}}$</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>-40°C to +125°C</td>
</tr>
</tbody>
</table>

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specified specifications and the test conditions, see Electrical Characteristics.

(2) Do not allow this pin to float or be greater than $V_{\text{IN}}$ +0.3V.
Electrical Characteristics\(^{(1)(2)}\)

Limits in standard type are for \(T_J = 25^\circ C\) only; limits in **boldface type** apply over the junction temperature range of \((T_J = -40^\circ C\) to \(125^\circ C)\). Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at \(T_J = 25^\circ C\), and are provided for reference purposes only. \(V_{IN} = 5V\) unless otherwise indicated under the Conditions column.

<table>
<thead>
<tr>
<th>Symbol(^{1})</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{FB})</td>
<td>Feedback Voltage</td>
<td>(-40^\circ C \leq T_J \leq +125^\circ C) (SOT-23)</td>
<td>1.230</td>
<td>1.255</td>
<td>1.280</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(0^\circ C \leq T_J \leq +125^\circ C) (SOT-23)</td>
<td>1.236</td>
<td>1.255</td>
<td>1.274</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(-40^\circ C \leq T_J \leq +125^\circ C) (WSON)</td>
<td>1.225</td>
<td>1.255</td>
<td>1.285</td>
<td></td>
</tr>
<tr>
<td>(\Delta V_{FB}/V_{IN})</td>
<td>Feedback Voltage Line Regulation</td>
<td>(V_{IN} = 2.7V) to 5.5V</td>
<td>0.06</td>
<td></td>
<td></td>
<td>%V</td>
</tr>
<tr>
<td>(I_{FB})</td>
<td>Feedback Input Bias Current</td>
<td>(V_{IN} = 5V)</td>
<td>0.1</td>
<td>1</td>
<td></td>
<td>(\mu A)</td>
</tr>
<tr>
<td>(F_{SW})</td>
<td>Switching Frequency</td>
<td>SOT-23</td>
<td>1200</td>
<td>1600</td>
<td>2000</td>
<td>kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WSON</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(D_{MAX})</td>
<td>Maximum Duty Cycle</td>
<td>SOT-23</td>
<td>88</td>
<td>96</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WSON</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(D_{MIN})</td>
<td>Minimum Duty Cycle</td>
<td>SOT-23</td>
<td>5</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>(R_{DS(ON)})</td>
<td>Switch On Resistance</td>
<td>SOT-23</td>
<td>170</td>
<td>330</td>
<td></td>
<td>m(\Omega)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WSON</td>
<td>190</td>
<td>350</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_{CL})</td>
<td>Switch Current Limit</td>
<td>(V_{IN} = 2.7V) to 5.5V</td>
<td>2.1</td>
<td>3</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>(SS)</td>
<td>Soft Start</td>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>(I_Q)</td>
<td>Quiescent Current (switching)</td>
<td>(V_{EN} = 0V)</td>
<td>7.0</td>
<td>11</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Quiescent Current (shutdown)</td>
<td>(V_{SW} = 24V)</td>
<td>6.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>(UVLO)</td>
<td>Undervoltage Lockout</td>
<td>(V_{IN}) Rising</td>
<td>2.3</td>
<td>2.65</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{IN}) Falling</td>
<td>1.7</td>
<td>1.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(V_{EN,TH})</td>
<td>Shutdown Threshold Voltage</td>
<td>See (^{(3)})</td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(I_{SW})</td>
<td>Switch Leakage</td>
<td>(V_{SW} = 24V)</td>
<td>1.0</td>
<td></td>
<td></td>
<td>(\mu A)</td>
</tr>
<tr>
<td>(I_{EN})</td>
<td>Enable Pin Current</td>
<td>Sink/Source</td>
<td>100</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>(\theta_{JA})</td>
<td>Junction to Ambient 0 LFPM Air Flow(^{(4)})</td>
<td>SOT-23</td>
<td>118</td>
<td></td>
<td></td>
<td>({^\circ C/W})</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WSON</td>
<td>80</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(\theta_{JC})</td>
<td>Junction to Case</td>
<td>SOT-23</td>
<td>60</td>
<td></td>
<td></td>
<td>({^\circ C/W})</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WSON</td>
<td>18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(T_{SD})</td>
<td>Thermal Shutdown Temperature(^{(5)})</td>
<td></td>
<td>160</td>
<td></td>
<td></td>
<td>({^\circ C})</td>
</tr>
<tr>
<td></td>
<td>Thermal Shutdown Hysteresis</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Do not allow this pin to float or be greater than \(V_{IN} + 0.3V\).

(4) Applies for packages soldered directly onto a 3” x 3” PC board with 2oz. copper on 4 layers in still air.

(5) Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.
Typical Performance Characteristics

- **Current Limit vs Temperature**
- **FB Pin Voltage vs Temperature**
- **Oscillator Frequency vs Temperature**
- **Typical Maximum Output Current vs \( V_{IN} \)**
- **\( R_{DSON} vs Temperature \)**
- **Efficiency vs Load Current, \( V_o = 20V \)**

---

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated

Product Folder Links: LMR62421
Typical Performance Characteristics (continued)

Efficiency vs Load Current, Vo = 12V

Output Voltage Load Regulation

Output Voltage Line Regulation
**Simplified Internal Block Diagram**

![Block Diagram Image]

- EN: Enable
- VIN: Input Voltage
- Thermal SHDN: Thermal Shutdown
- Control Logic
- Oscillator: 1.6 MHz
- UVLO = 2.3V
- SW: Switch
- NMOS: N-Channel MOSFET
- FB: Feedback
- VREF = 1.255V
- Internal Compensation
- Soft-Start
- ILIMIT: Limit Current
- ISENSE-AMP: Sense Current
- GND: Ground

**Figure 12. Simplified Block Diagram**
APPLICATION INFORMATION

THEORY OF OPERATION

The following operating description of the LMR62421 will refer to the Simplified Block Diagram (Figure 12) the simplified schematic (Figure 13), and its associated waveforms (Figure 14). The LMR62421 supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage \( V_{SW} \) decreases to approximately GND, and the inductor current \( I_L \) increases with a linear slope. \( I_L \) is measured by the current sense amplifier, which generates an output proportional to the switch current. The sensed signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and \( V_{REF} \). When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through diode D1, which forces the SW pin to swing to the output voltage plus the forward voltage \( V_D \) of the diode. The regulator loop adjusts the duty cycle \( D \) to maintain a constant output voltage.

![Simplified Schematic](image)

Figure 13. Simplified Schematic
CURRENT LIMIT

The LMR62421 uses cycle-by-cycle current limiting to protect the internal NMOS switch. It is important to note that this current limit will not protect the output from excessive current during an output short circuit. The input supply is connected to the output by the series connection of an inductor and a diode. If a short circuit is placed on the output, excessive current can damage both the inductor and diode.

Design Guide

ENABLE PIN / SHUTDOWN MODE

The LMR62421 has a shutdown mode that is controlled by the Enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 80 nA. Switch leakage adds up to another 1 µA from the input supply. The voltage at this pin should never exceed $V_{IN} + 0.3V$.

THERMAL SHUTDOWN

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 160°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.
SOFT-START
This function forces $V_{OUT}$ to increase at a controlled rate during start up. During soft-start, the error amplifier’s reference voltage ramps to its nominal value of 1.255V in approximately 4.0ms. This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current.

INDUCTOR SELECTION
The Duty Cycle (D) can be approximated quickly using the ratio of output voltage ($V_O$) to input voltage ($V_{IN}$):

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{1}{1-D}\right) = \frac{1}{D}$$

Therefore:

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

Power losses due to the diode (D1) forward voltage drop, the voltage drop across the internal NMOS switch, the voltage drop across the inductor resistance ($R_{DCR}$) and switching losses must be included to calculate a more accurate duty cycle (See Calculating Efficiency and Junction Temperature for a detailed explanation). A more accurate formula for calculating the conversion ratio is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{\eta}{D}$$

where

- $\eta$ equals the efficiency of the LMR62421 application.

The inductor value determines the input ripple current. Lower inductor values decrease the size of the inductor, but increase the input ripple current. An increase in the inductor value will decrease the input ripple current.

![Figure 15. Inductor Current](image_url)
A good design practice is to design the inductor to produce 10% to 30% ripple of maximum load. From the previous equations, the inductor value is then obtained.

\[
L = \left( \frac{V_{IN}}{2 \times \Delta I_L} \right) \times DT_S
\]

where

- \(1/\tau_S = F_{SW} = \text{switching frequency}\)

One must also ensure that the minimum current limit (2.1A) is not exceeded, so the peak current in the inductor must be calculated. The peak current \(I_{LPK}\) in the inductor is calculated by:

\[
I_{LPK} = I_{IN} + \Delta I_L
\]

or

\[
I_{LPK} = I_{OUT} / D' + \Delta I_L
\]

When selecting an inductor, make sure that it is capable of supporting the peak input current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum input current. For example, if the designed maximum input current is 1.5A and the peak current is 1.75A, then the inductor should be specified with a saturation current limit of >1.75A. There is no need to specify the saturation or peak current of the inductor at the 3A typical switch current limit.

Because of the operating frequency of the LMR62421, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductors see Example Circuits.

**INPUT CAPACITOR**

An input capacitor is necessary to ensure that \(V_{IN}\) does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 10 µF to 44 µF depending on the application. The capacitor manufacturer specifically states the input voltage rating. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. At the operating frequencies of the LMR62421, certain capacitors may have an ESL so large that the resulting impedance \((2\pi fL)\) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended. Multilayer ceramic capacitors (MLCC) are good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over operating conditions.
OUTPUT CAPACITOR

The LMR62421 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output impedance will therefore determine the maximum voltage perturbation. The output ripple of the converter is a function of the capacitor’s reactance and its equivalent series resistance (ESR):

\[ \Delta V_{\text{OUT}} = \Delta I \times R_{\text{ESR}} + \left( \frac{V_{\text{OUT}} \times D}{2 \times F_{\text{SW}} \times R_{\text{Load}} \times C_{\text{OUT}}} \right) \]

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action.

Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR62421, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 4.7 µF of output capacitance. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

SETTING THE OUTPUT VOLTAGE

The output voltage is set using the following equation where R1 is connected between the FB pin and GND, and R2 is connected between V_{\text{OUT}} and the FB pin.

A good value for R1 is 10kΩ.

\[ R_2 = \left( \frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right) \times R_1 \]

Figure 16. Setting Vout
COMPENSATION

The LMR62421 uses constant frequency peak current mode control. This mode of control allows for a simple external compensation scheme that can be optimized for each application. A complicated mathematical analysis can be completed to fully explain the LMR62421’s internal & external compensation, but for simplicity, a graphical approach with simple equations will be used. Below is a Gain & Phase plot of a LMR62421 that produces a 12V output from a 5V input voltage. The Bode plot shows the total loop Gain & Phase without external compensation.

![Gain & Phase plot of LMR62421](image1)

Figure 17. LMR62421 Without External Compensation

One can see that the Crossover frequency is fine, but the phase margin at 0dB is very low (22°). A zero can be placed just above the crossover frequency so that the phase margin will be bumped up to a minimum of 45°. Below is the same application with a zero added at 8 kHz.

![Gain & Phase plot of LMR62421 with external compensation](image2)

Figure 18. LMR62421 With External Compensation
The simplest method to determine the compensation component value is as follows.

Set the output voltage with the following equation.

\[ R_2 = \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \times R_1 \]

where

- R1 is the bottom resistor

and

- R2 is the resistor tied to the output voltage. \(\text{Eq. (10)}\)

The next step is to calculate the value of C3. The internal compensation has been designed so that when a zero is added between 5 kHz & 10 kHz the converter will have good transient response with plenty of phase margin for all input & output voltage combinations.

\[ F_{\text{ZERO-CF}} = \frac{1}{2\pi(R_2 \times C_3)} = 5 \text{ kHz} \rightarrow 10 \text{ kHz} \]

(11)

Lower output voltages will have the zero set closer to 10 kHz, and higher output voltages will usually have the zero set closer to 5 kHz. It is always recommended to obtain a Gain/Phase plot for your actual application. One could refer to the Typical Application section to obtain examples of working applications and the associated component values.

Pole @ origin due to internal gm amplifier:

\[ F_{\text{P-ORIGIN}} \]

(12)

Pole due to output load and capacitor:

\[ F_{\text{P-RC}} = \frac{1}{2\pi(R_{\text{Load}} \times C_{\text{OUT}})} \]

(13)

This equation only determines the frequency of the pole for perfect current mode control (CMC). Therefore, it doesn’t take into account the additional internal artificial ramp that is added to the current signal for stability reasons. By adding artificial ramp, you begin to move away from CMC to voltage mode control (VMC). The artifact is that the pole due to the output load and output capacitor will actually be slightly higher in frequency than calculated. In this example it is calculated at 650 Hz, but in reality it is around 1 kHz.

The zero created with capacitor C3 & resistor R2:

![Figure 19. Setting External Pole-Zero](image-url)
There is an associated pole with the zero that was created in the above equation.

\[ F_{\text{POLE} \cdot \text{CF}} = \frac{1}{2\pi(iR_j \cdot C_j)} \]  

(15)

It is always higher in frequency than the zero.

A right-half plane zero (RHPZ) is inherent to all boost converters. One must remember that the gain associated with a right-half plane zero increases at 20dB per decade, but the phase decreases by 45° per decade. For most applications there is little concern with the RHPZ due to the fact that the frequency at which it shows up is well beyond crossover, and has little to no effect on loop stability. One must be concerned with this condition for large inductor values and high output currents.

\[ \text{RHPZ} = \frac{(D)^2 \cdot R_{\text{Load}}}{2\pi \cdot L} \]  

(16)

There are miscellaneous poles and zeros associated with parasitics internal to the LMR62421, external components, and the PCB. They are located well over the crossover frequency, and for simplicity are not discussed.

PCB Layout Considerations

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing a Boost Converter layout is the close coupling of the GND connections of the C_{OUT} capacitor and the LMR62421 PGND pin. The GND ends should be close to one another and be connected to the GND plane with at least two through-holes. There should be a continuous ground plane on the bottom layer of a two-layer board. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the AGND of R1 placed as close as possible to the GND (pin 5 for the WSON) of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the V_{IN}, SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. The remaining components should also be placed as close as possible to the IC. Please see Application Note AN-1229 SNVA054 for further considerations and the LMR62421 demo board as an example of a good layout.

SEPIC Converter

The LMR62421 can easily be converted into a SEPIC converter. A SEPIC converter has the ability to regulate an output voltage that is either larger or smaller in magnitude than the input voltage. Other converters have this ability as well (CUK and Buck-Boost), but usually create an output voltage that is opposite in polarity to the input voltage. This topology is a perfect fit for Lithium Ion battery applications where the input voltage for a single cell Li-Ion battery will vary between 3V & 4.5V and the output voltage is somewhere in between. Most of the analysis of the LMR62421 Boost Converter is applicable to the LMR62421 SEPIC Converter.

SEPIC Design Guide:

SEPIC Conversion ratio without loss elements:

\[ \frac{V_o}{V_{\text{IN}}} = \frac{D}{D'} \]  

(17)

Therefore:

\[ D = \frac{V_o}{V_o + V_{\text{IN}}} \]  

(18)
Small ripple approximation:
In a well-designed SEPIC converter, the output voltage, and input voltage ripple, the inductor ripple and is small in comparison to the DC magnitude. Therefore it is a safe approximation to assume a DC value for these components. The main objective of the Steady State Analysis is to determine the steady state duty-cycle, voltage and current stresses on all components, and proper values for all components.

In a steady-state converter, the net volt-seconds across an inductor after one cycle will equal zero. Also, the charge into a capacitor will equal the charge out of a capacitor in one cycle.

Therefore:
\[ I_{L2} = \left( \frac{D}{D} \right) \times I_{L1} \]
and
\[ I_{L1} = \left( \frac{D}{D} \right) \times \left( \frac{V_O}{R} \right) \]

Substituting \( I_{L1} \) into \( I_{L2} \)
\[ I_{L2} = \frac{V_O}{R} \]  

(19)

The average inductor current of L2 is the average output load.

Applying Charge balance on C1:
\[ V_{C1} = \frac{D'(V_o)}{D} \]  

(21)

Since there are no DC voltages across either inductor, and capacitor C6 is connected to Vin through L1 at one end, or to ground through L2 on the other end, we can say that
\[ V_{C1} = V_{IN} \]  

(22)

Therefore:
\[ V_{IN} = \frac{D'(V_o)}{D} \]  

(23)

This verifies the original conversion ratio equation.

It is important to remember that the internal switch current is equal to \( I_{L1} \) and \( I_{L2} \). During the D interval. Design the converter so that the minimum ensured peak switch current limit (2.1A) is not exceeded.
Figure 21. SEPIC CONVERTER Schematic

Steady State Analysis with Loss Elements
Using inductor volt-second balance & capacitor charge balance, the following equations are derived:

\[ I_{L2} = \left( \frac{V_O}{R} \right) \]

and

\[ I_{L1} = \left( \frac{V_O}{R} \right) \times \left( \frac{D}{D'} \right) \]

\[ \frac{V_O}{V_{IN}} = \left( \frac{D}{D'} \right) \left[ 1 + \frac{V_D}{V_O} + \frac{R_{L2}}{R} + \frac{D}{D'^2} \left( \frac{R_{ON}}{R} \right) + \frac{D^2}{D'^2} \left( \frac{R_{L1}}{R} \right) \right] \]

Therefore:

\[ \eta = \frac{1}{\left( 1 + \frac{V_D}{V_O} + \frac{R_{L2}}{R} + \frac{D}{D'^2} \left( \frac{R_{ON}}{R} \right) + \frac{D^2}{D'^2} \left( \frac{R_{L1}}{R} \right) \right)} \]

One can see that all variables are known except for the duty cycle (D). A quadratic equation is needed to solve for D. A less accurate method of determining the duty cycle is to assume efficiency, and calculate the duty cycle.

\[ \frac{V_O}{V_{IN}} = \left( \frac{D}{1 - D} \right) \times \eta \]

\[ D = \left( \frac{V_O}{(V_{IN} \times \eta) + V_O} \right) \]

### Table 1. Efficiencies for Typical SEPIC Application

<table>
<thead>
<tr>
<th>Vin</th>
<th>2.7V</th>
<th>Vin</th>
<th>3.3V</th>
<th>Vin</th>
<th>5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vo</td>
<td>3.1V</td>
<td>Vo</td>
<td>3.1V</td>
<td>Vo</td>
<td>3.1V</td>
</tr>
<tr>
<td>lin</td>
<td>770 mA</td>
<td>lin</td>
<td>600mA</td>
<td>lin</td>
<td>375 mA</td>
</tr>
<tr>
<td>Io</td>
<td>500 mA</td>
<td>Io</td>
<td>500mA</td>
<td>Io</td>
<td>500 mA</td>
</tr>
<tr>
<td>\eta</td>
<td>75%</td>
<td>\eta</td>
<td>80%</td>
<td>\eta</td>
<td>83%</td>
</tr>
</tbody>
</table>
SEPIC Converter PCB Layout

The layout guidelines described for the LMR62421 Boost-Converter are applicable to the SEPIC Converter. Below is a proper PCB layout for a SEPIC Converter.

![Figure 22. SEPIC PCB Layout](image)

WSON Package

The LMR62421 packaged in the 6–pin WSON:

![Figure 23. Internal WSON Connection](image)
For certain high power applications, the PCB land may be modified to a "dog bone" shape (see Figure 24). Increasing the size of ground plane, and adding thermal vias can reduce the $R_{\theta JA}$ for the application.

![Figure 24. PCB Dog Bone Layout]

**LMR62421 Design Example 1**

![Figure 25. Vin = 3V - 5V, Vout = 12V @ 500 mA]
**LMR62421 Design Example 2**

![Circuit Diagram](image)

Figure 26. Vin = 3V, Vout = 5V @ 500 mA

**LMR62421 Design Example 3**

![Circuit Diagram](image)

Figure 27. Vin = 3.3V, Vout = 20V @ 100 mA
Figure 28. Vin = 2.7V - 5V, Vout = 3.3V @ 500mA
### REVISION HISTORY

**Changes from Revision A (April 2013) to Revision B**

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed layout of National Data Sheet to TI format</td>
<td>23</td>
</tr>
</tbody>
</table>
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PIns</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead finish/Ball material</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMR62421XMF/NOPB</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>SH8B</td>
<td>Samples</td>
</tr>
<tr>
<td>LMR62421XMFE/NOPB</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>SH8B</td>
<td>Samples</td>
</tr>
<tr>
<td>LMR62421XMFX/NOPB</td>
<td>ACTIVE</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>SH8B</td>
<td>Samples</td>
</tr>
<tr>
<td>LMR62421XSD/NOPB</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>1000</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>L270B</td>
<td>Samples</td>
</tr>
<tr>
<td>LMR62421XSDE/NOPB</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>L270B</td>
<td>Samples</td>
</tr>
<tr>
<td>LMR62421XSDX/NOPB</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>4500</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>L270B</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".  
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.  
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
# TAPE AND REEL INFORMATION

## TAPE DIMENSIONS

<table>
<thead>
<tr>
<th>A0</th>
<th>Dimension designed to accommodate the component width</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

## REEL DIMENSIONS

<table>
<thead>
<tr>
<th>Reel Diameter (mm)</th>
<th>Reel Width (W1 (mm))</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>178.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>178.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*

---

## PACKAGE MATERIALS INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMR62421XMF/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>LMR62421XME/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>LMR62421XMF/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>178.0</td>
<td>8.4</td>
<td>3.2</td>
<td>3.2</td>
<td>1.4</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>LMR62421XSD/NOPB</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>1000</td>
<td>178.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LMR62421XSD/NOPB</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>250</td>
<td>178.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LMR62421XSDX/NOPB</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>4500</td>
<td>330.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

---

Pack Materials-Page 1
<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LMR62421XMF/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>1000</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMR62421XMFE/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>250</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMR62421XMFX/NOPB</td>
<td>SOT-23</td>
<td>DBV</td>
<td>5</td>
<td>3000</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMR62421XSD/NOPB</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>1000</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMR62421XSDE/NOPB</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>250</td>
<td>208.0</td>
<td>191.0</td>
<td>35.0</td>
</tr>
<tr>
<td>LMR62421XSDX/NOPB</td>
<td>WSON</td>
<td>NGG</td>
<td>6</td>
<td>4500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated