LP2997 DDR-II Termination Regulator

Check for Samples: LP2997

FEATURES

- Source and Sink Current
- Low Output Voltage Offset
- No External Resistors Required
- Linear Topology
- Suspend to Ram (STR) Functionality
- Low External Component Count
- Thermal Shutdown
- Available in SOIC-8, SO PowerPAD-8 Packages

DESCRIPTION

The LP2997 linear regulator is designed to meet the JEDEC SSTL-18 specifications for termination of DDR-II memory. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 500mA continuous current and transient peaks up to 900mA in the application as required for DDR-II SDRAM termination. The LP2997 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DIMMs.

An additional feature found on the LP2997 is an active low shutdown (SD) pin that provides Suspend To RAM (STR) functionality. When SD is pulled low the VTT output will tri-state providing a high impedance output, but, VREF will remain active. A power savings advantage can be obtained in this mode through lower quiescent current.

APPLICATIONS

- DDR-II Termination Voltage
- SSTL-18 Termination

Typical Application Circuit

![Typical Application Circuit Diagram](image)

Figure 1. Typical Application Circuit
PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>SOIC-8 Pin or SO PowerPAD-8 Pin</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>2</td>
<td>SD</td>
<td>Shutdown</td>
</tr>
<tr>
<td>3</td>
<td>VSENSE</td>
<td>Feedback pin for regulating $V_{\text{TT}}$.</td>
</tr>
<tr>
<td>4</td>
<td>VREF</td>
<td>Buffered internal reference voltage of $V_{\text{DDQ}}/2$</td>
</tr>
<tr>
<td>5</td>
<td>VDDQ</td>
<td>Input for internal reference equal to $V_{\text{DDQ}}/2$</td>
</tr>
<tr>
<td>6</td>
<td>AVIN</td>
<td>Analog input pin</td>
</tr>
<tr>
<td>7</td>
<td>PVIN</td>
<td>Power input pin</td>
</tr>
<tr>
<td>8</td>
<td>VTT</td>
<td>Output voltage for connection to termination resistors</td>
</tr>
<tr>
<td></td>
<td>EP</td>
<td>Exposed pad thermal connection Connect to Ground</td>
</tr>
</tbody>
</table>

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings\(^{(1)(2)}\)

<table>
<thead>
<tr>
<th>Rating</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVIN to GND</td>
<td>-0.3V to +6V</td>
</tr>
<tr>
<td>PVIN to GND</td>
<td>-0.3V to AVIN</td>
</tr>
<tr>
<td>$V_{\text{DDQ}}^{(3)}$</td>
<td>-0.3V to +6V</td>
</tr>
<tr>
<td>Storage Temp. Range</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>150°C</td>
</tr>
<tr>
<td>Lead Temperature (Soldering, 10 sec)</td>
<td>260°C</td>
</tr>
<tr>
<td>SOIC-8 Thermal Resistance ($\theta_{JA}$)</td>
<td>151°C/W</td>
</tr>
<tr>
<td>SO PowerPAD-8 Thermal Resistance ($\theta_{JA}$)</td>
<td>43°C/W</td>
</tr>
<tr>
<td>Minimum ESD Rating(^{(4)})</td>
<td>1kV</td>
</tr>
</tbody>
</table>

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating range indicates conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specific specifications and test conditions see Electrical Characteristics. The specified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) $V_{\text{DDQ}}$ voltage must be less than 2 x (AVIN - 1) or 6V, whichever is smaller.

(4) The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.

Operating Range

<table>
<thead>
<tr>
<th>Rating</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction Temp. Range(^{(1)})</td>
<td>0°C to +125°C</td>
</tr>
<tr>
<td>AVIN to GND</td>
<td>2.2V to 5.5V</td>
</tr>
</tbody>
</table>

(1) At elevated temperatures, devices must be derated based on thermal resistance. The device in the SOIC-8 package must be derated at $\theta_{JA} = 151.2^\circ$ C/W junction to ambient with no heat sink.
Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^\circ$C and limits in **boldface type** apply over the full **Operating Temperature Range** ($T_J = 0^\circ$C to $+125^\circ$C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{REF}$</td>
<td>$V_{REF}$ Voltage</td>
<td>PVIN = VDDQ = 1.7V</td>
<td>0.837</td>
<td>0.860</td>
<td>0.887</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.8V</td>
<td>0.887</td>
<td>0.910</td>
<td>0.937</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.9V</td>
<td>0.936</td>
<td>0.959</td>
<td>0.986</td>
<td></td>
</tr>
<tr>
<td>$Z_{VREF}$</td>
<td>$V_{REF}$ Output Impedance</td>
<td>$I_{REF} = -30$ to $+30\mu A$</td>
<td>2.5</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>$V_{TT}$</td>
<td>$V_{TT}$ Output Voltage</td>
<td>$I_{OUT} = 0A$</td>
<td>0.822</td>
<td>0.856</td>
<td>0.887</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.7V</td>
<td>0.874</td>
<td>0.908</td>
<td>0.939</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.8V</td>
<td>0.923</td>
<td>0.957</td>
<td>0.988</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.9V</td>
<td>0.828</td>
<td>0.856</td>
<td>0.890</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.9V</td>
<td>0.878</td>
<td>0.908</td>
<td>0.940</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.9V</td>
<td>0.928</td>
<td>0.957</td>
<td>0.990</td>
<td></td>
</tr>
<tr>
<td>$V_{OSS}/V_{TT}$</td>
<td>$V_{TT}$ Output Voltage Offset</td>
<td>$V_{OSS}/V_{TT}$</td>
<td>$I_{OUT} = 0A$</td>
<td>-25</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.7V</td>
<td>$I_{OUT} = -0.5A$</td>
<td>-25</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PVIN = VDDQ = 1.8V</td>
<td>$I_{OUT} = +0.5A$</td>
<td>-25</td>
<td>0</td>
<td>25</td>
</tr>
<tr>
<td>$I_Q$</td>
<td>Quiescent Current$^\text{(3)}$</td>
<td>$I_{OUT} = 0A$$^\text{(3)}$</td>
<td>320</td>
<td>500</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$Z_{VDDQ}$</td>
<td>VDDQ Input Impedance</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>$I_{SD}$</td>
<td>Quiescent Current in Shutdown$^\text{(5)}$</td>
<td>SD = 0V</td>
<td>115</td>
<td>150</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$I_{Q,SD}$</td>
<td>Shutdown Leakage Current</td>
<td>SD = 0V</td>
<td>2</td>
<td>5</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Minimum Shutdown High Level</td>
<td></td>
<td>1.9</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Maximum Shutdown Low Level</td>
<td></td>
<td></td>
<td>0.8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{SENSE}$</td>
<td>$V_{SENSE}$ Input Current</td>
<td></td>
<td>13</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$T_{SD}$</td>
<td>Thermal Shutdown</td>
<td></td>
<td>165</td>
<td></td>
<td></td>
<td>Celsius</td>
</tr>
<tr>
<td>$T_{SD,HYS}$</td>
<td>Thermal Shutdown Hysteresis</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>Celsius</td>
</tr>
</tbody>
</table>

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) $V_{TT}$ load regulation is tested by using a 10 ms current pulse and measuring $V_{TT}$.

(3) Quiescent current defined as the current flow into AVIN.

(4) The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(MAX)}$, the junction to ambient thermal resistance, $\theta_{JA}$, and the ambient temperature, $T_A$. Exceeding the maximum allowable power dissipation will cause excessive die temperature and the regulator will go into thermal shutdown.
Typical Performance Characteristics

Iq vs AV\textsubscript{IN} in SD

AV\textsubscript{IN} (V)

Figure 4.

V\textsubscript{IH} and V\textsubscript{IL}

AV\textsubscript{IN} (V)

Figure 6.

V\textsubscript{TT} vs V\textsubscript{DDQ}

V\textsubscript{DDQ} (V)

Figure 8.

Iq vs AV\textsubscript{IN}

AV\textsubscript{IN} (V)

Figure 5.

V\textsubscript{REF} vs V\textsubscript{DDQ}

V\textsubscript{DDQ} (V)

Figure 7.

Iq vs AV\textsubscript{IN} in SD Temperature

AV\textsubscript{IN} (V)

Figure 9.
Typical Performance Characteristics (continued)

Figure 10. Iq vs AV\textsubscript{IN} Temperature

Maximum Sourcing Current vs AV\textsubscript{IN}
(V\textsubscript{DDQ} = 1.8V, PV\textsubscript{IN} = 1.8V)

Figure 11.

Maximum Sinking Current vs AV\textsubscript{IN}
(V\textsubscript{DDQ} = 1.8V)

Figure 12.

Block Diagram

Copyright © 2004–2013, Texas Instruments Incorporated

Submit Documentation Feedback
The LP2997 is a linear bus termination regulator designed to meet the JEDEC requirements of SSTL-18. The output, \( V_{TT} \) is capable of sinking and sourcing current while regulating the output voltage equal to \( VDDQ / 2 \). The output stage has been designed to maintain excellent load regulation while preventing shoot through. The LP2997 also incorporates two distinct power rails that separates the analog circuitry from the power output stage. This allows a split rail approach to be utilized to decrease internal power dissipation. It also permits the LP2997 to provide a termination solution for the next generation of DDR-SDRAM memory (DDR II).

**Pin Descriptions**

**AVIN AND PVIN** AVIN and PVIN are the input supply pins for the LP2997. AVIN is used to supply all the internal control circuitry. PVIN, however, is used exclusively to provide the rail voltage for the output stage used to create \( V_{TT} \). These pins have the capability to work off separate supplies, under the condition that AVIN is always greater than or equal to PVIN. For SSTL-18 applications, it is recommended to connect PVIN to the 1.8V rail used for the memory core and AVIN to a rail within its operating range of 2.2V to 5.5V (typically a 2.5V supply). PVIN should always be used with either a 1.8V or 2.5V rail. This prevents the thermal limit from tripping because of excessive internal power dissipation. If the junction temperature exceeds the thermal shutdown than the part will enter a shutdown state identical to the manual shutdown where \( V_{TT} \) is tri-stated and \( V_{REF} \) remains active. A lower rail such as 1.5V can be used but it will reduce the maximum output current, therefore it is not recommended for most termination schemes.

**VDDQ** VDDQ is the input used to create the internal reference voltage for regulating \( V_{TT} \). The reference voltage is generated from a resistor divider of two internal 50K\( \Omega \) resistors. This ensures that \( V_{TT} \) will track VDDQ / 2 precisely. The optimal implementation of VDDQ is as a remote sense. This can be achieved by connecting VDDQ directly to the 1.8V rail at the DIMM instead of PVIN. This ensures that the reference voltage tracks the DDR memory rails precisely without a large voltage drop from the power lines. For SSTL-18 applications VDDQ will be a 1.8V signal, which will create a 0.9V termination voltage at \( V_{TT} \) (See Electrical Characteristics Table for exact values of \( V_{TT} \) over temperature).

**\( V_{SENSE} \)** The purpose of the sense pin is to provide improved remote load regulation. In most motherboard applications the termination resistors will connect to \( V_{TT} \) in a long plane. If the output voltage was regulated only at the output of the LP2997 then the long trace will cause a significant IR drop resulting in a termination voltage lower at one end of the bus than the other. The \( V_{SENSE} \) pin can be used to improve this performance, by connecting it to the middle of the bus. This will provide a better distribution across the entire termination bus. If remote load regulation is not used then the \( V_{SENSE} \) pin must still be connected to \( V_{TT} \). Care should be taken when a long \( V_{SENSE} \) trace is implemented in close proximity to the memory. Noise pickup in the \( V_{SENSE} \) trace can cause problems with precise regulation of \( V_{TT} \). A small 0.1\( \mu \)F ceramic capacitor placed next to the \( V_{SENSE} \) pin can help filter any high frequency signals and preventing errors.

**SHUTDOWN** The LP2997 contains an active low shutdown pin that can be used for suspend to RAM functionality. In this condition the \( V_{TT} \) output will tri-state while the \( V_{REF} \) output remains active providing a constant reference signal for the memory and chipset. During shutdown \( V_{TT} \) should not be exposed to voltages that exceed PVIN. With the shutdown pin asserted low the quiescent current of the LP2997 will drop, however, VDDQ will always maintain its constant impedance of 100\( \Omega \) for generating the internal reference. Therefore, to calculate the total power loss in shutdown both currents need to be considered. For more information refer to the Thermal Dissipation section. The shutdown pin also has an internal pull-up current; therefore, to turn the part on the shutdown pin can either be connected to AVIN or left open.

**\( V_{REF} \)** \( V_{REF} \) provides the buffered output of the internal reference voltage VDDQ / 2. This output should be used to provide the reference voltage for the Northbridge chipset and memory. Since these inputs are typically an extremely high impedance, there should be little current drawn from \( V_{REF} \). For improved performance, an output bypass capacitor can be used, located close to the pin, to help with noise. A ceramic capacitor in the range of 0.1 \( \mu \)F to 0.01 \( \mu \)F is recommended. This output remains active during the shutdown state and thermal shutdown events for the suspend to RAM functionality.

\( V_{TT} \) is the regulated output that is used to terminate the bus resistors. It is capable of sinking and sourcing current while regulating the output precisely to VDDQ / 2. The LP2997 is designed to handle continuous currents of up to +/- 0.5A with excellent load regulation. If a transient is expected to last above the maximum continuous current rating for a significant amount of time, then the bulk output capacitor should be sized large enough to prevent an excessive voltage drop. If the LP2997 is to operate in elevated temperatures for long durations care should be taken to ensure that the maximum junction temperature is not exceeded. Proper thermal de-rating should always be used. (Please refer to the Thermal Dissipation section) If the junction temperature exceeds the thermal shutdown point than \( V_{TT} \) will tri-state until the part returns below the temperature hysteresis trip-point.

**COMPONENT SELECTIONS**

**INPUT CAPACITOR**

The LP2997 does not require a capacitor for input stability, but it is recommended for improved performance during large load transients to prevent the input rail from dropping. The input capacitor should be located as close as possible to the PVIN pin. Several recommendations exist dependent on the application required. A typical value recommended for AL electrolytic capacitors is 22 \( \mu \)F. Ceramic capacitors can also be used. A value in the range of 10 \( \mu \)F with X5R or better would be an ideal choice. The input capacitance can be reduced if the LP2997 is placed close to the bulk capacitance from the output of the 1.8V DC-DC converter. For the AVIN pin, a small 0.1\( \mu \)F ceramic capacitor is sufficient to prevent excessive noise from coupling into the device.
OUTPUT CAPACITOR

The LP2997 has been designed to be insensitive of output capacitor size or ESR (Equivalent Series Resistance). This allows the flexibility to use any capacitor desired. The choice for output capacitor will be determined solely on the application and the requirements for load transient response of $V_{TT}$. As a general recommendation the output capacitor should be sized above 100 µF with a low ESR for SSTL applications with DDR-SDRAM. The value of ESR should be determined by the maximum current spikes expected and the extent at which the output voltage is allowed to droop. Several capacitor options are available on the market and a few of these are highlighted below:

AL - It should be noted that many aluminum electrolytics only specify impedance at a frequency of 120 Hz, which indicates they have poor high frequency performance. Only aluminum electrolytics that have an impedance specified at a higher frequency (100 kHz) should be used for the LP2997. To improve the ESR several AL electrolytics can be combined in parallel for an overall reduction. An important note to be aware of is the extent at which the ESR will change over temperature. Aluminum electrolytic capacitors can have their ESR rapidly increase at cold temperatures.

Ceramic - Ceramic capacitors typically have a low capacitance, in the range of 10 to 100 µF range, but they have excellent AC performance for bypassing noise because of very low ESR (typically less than 10 mΩ). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature. Because of the typically low value of capacitance it is recommended to use ceramic capacitors in parallel with another capacitor such as an aluminum electrolytic. A dielectric of X5R or better is recommended for all ceramic capacitors.

Hybrid - Several hybrid capacitors such as OS-CON and SP are available from several manufacturers. These offer a large capacitance while maintaining a low ESR. These are the best solution when size and performance are critical, although their cost is typically higher than any other capacitors.

Thermal Dissipation

Since the LP2997 is a linear regulator any current flow from $V_{TT}$ will result in internal power dissipation generating heat. To prevent damaging the part from exceeding the maximum allowable junction temperature, care should be taken to derate the part dependent on the maximum expected ambient temperature and power dissipation. The maximum allowable internal temperature rise ($T_{Rmax}$) can be calculated given the maximum ambient temperature ($T_{Amax}$) of the application and the maximum allowable junction temperature ($T_{Jmax}$).

$$T_{Rmax} = T_{Jmax} - T_{Amax}$$  \hspace{1cm} (1)

From this equation, the maximum power dissipation ($P_{Dmax}$) of the part can be calculated:

$$P_{Dmax} = T_{Rmax} / \theta_{JA}$$  \hspace{1cm} (2)

The $\theta_{JA}$ of the LP2997 will be dependent on several variables: the package used; the thickness of copper; the number of vias and the airflow. For instance, the $\theta_{JA}$ of the SOIC-8 is 163°C/W with the package mounted to a standard 8x4 2-layer board with 1 oz. copper, no airflow, and 0.5W dissipation at room temperature. This value can be reduced to 151.2°C/W by changing to a 3x4 board with 2 oz. copper that is the JEDEC standard. Figure 13 shows how the $\theta_{JA}$ varies with airflow for the two boards mentioned.
Additional improvements can be made by the judicious use of vias to connect the part and dissipate heat to an internal ground plane. Using larger traces and more copper on the top side of the board can also help. With careful layout it is possible to reduce the $\theta_{JA}$ further than the nominal values shown in Figure 13.

Optimizing the $\theta_{JA}$ and placing the LP2997 in a section of a board exposed to lower ambient temperature allows the part to operate with higher power dissipation. The internal power dissipation can be calculated by summing the three main sources of loss: output current at $V_{TT}$, either sinking or sourcing, and quiescent current at AVIN and VDDQ. During the active state (when shutdown is not held low) the total internal power dissipation can be calculated from the following equations:

$$P_D = P_{AVIN} + P_{VDDQ} + P_{VTT}$$  \hspace{1cm} (3)

Where,

$$P_{AVIN} = I_{AVIN} \times V_{AVIN}$$  \hspace{1cm} (4)

$$P_{VDDQ} = V_{VDDQ} \times I_{VDDQ} = V_{VDDQ}^2 \times R_{VDDQ}$$  \hspace{1cm} (5)

To calculate the maximum power dissipation at $V_{TT}$ both conditions at $V_{TT}$ need to be examined, sinking and sourcing current. Although only one equation will add into the total, $V_{TT}$ cannot source and sink current simultaneously.

$$P_{VTT} = V_{VTT} \times I_{LOAD} \text{ (Sinking)}$$  \hspace{1cm} (6)

$$P_{VTT} = (V_{PVIN} - V_{VTT}) \times I_{LOAD} \text{ (Sourcing)}$$  \hspace{1cm} (7)

The power dissipation of the LP2997 can also be calculated during the shutdown state. During this condition the output $V_{TT}$ will tri-state, therefore that term in the power equation will disappear as it cannot sink or source any current (leakage is negligible). The only losses during shutdown will be the reduced quiescent current at AVIN and the constant impedance that is seen at the VDDQ pin.

$$P_D = P_{AVIN} + P_{VDDQ}$$  \hspace{1cm} (8)

$$P_{AVIN} = I_{AVIN} \times V_{AVIN}$$  \hspace{1cm} (9)

$$P_{VDDQ} = V_{VDDQ} \times I_{VDDQ} = V_{VDDQ}^2 \times R_{VDDQ}$$  \hspace{1cm} (10)

**Typical Application Circuits**

Several different application circuits have been shown to illustrate some of the options that are possible in configuring the LP2997. Graphs of the individual circuit performance can be found in the Typical Performance Characteristics section in the beginning of the datasheet. These curves illustrate how the maximum output current is affected by changes in AVIN and PVIN.

Figure 14 shows the recommended circuit configuration for DDR-II applications. The output stage is connected to the 1.8V rail and the AVIN pin can be connected to either a 2.5V, 3.3V or 5V rail.

This circuit permits termination in a minimum amount of board space and component count. Capacitor selection can be varied depending on the number of lines terminated and the maximum load transient. However, with motherboards and other applications where $V_{TT}$ is distributed across a long plane it is advisable to use multiple bulk capacitors and addition to high frequency decoupling. The bulk output capacitors should be situated at both ends of the $V_{TT}$ plane for optimal placement. Large aluminum electrolytic capacitors are used for their low ESR and low cost.

![Figure 14. Recommended DDR-II Termination](image-url)
PCB Layout Considerations

1. The input capacitor for the power rail should be placed as close as possible to the PVIN pin.
2. $V_{\text{SENSE}}$ should be connected to the $V_{\text{TT}}$ termination bus at the point where regulation is required. For motherboard applications an ideal location would be at the center of the termination bus.
3. $V_{\text{DDQ}}$ can be connected remotely to the $V_{\text{DDQ}}$ rail input at either the DIMM or the Chipset. This provides the most accurate point for creating the reference voltage.
4. For improved thermal performance excessive top side copper should be used to dissipate heat from the package. Numerous vias from the ground connection to the internal ground plane will help. Additionally these can be located underneath the package if manufacturing standards permit.
5. Care should be taken when routing the $V_{\text{SENSE}}$ trace to avoid noise pickup from switching I/O signals. A 0.1μF ceramic capacitor located close to the $V_{\text{SENSE}}$ can also be used to filter any unwanted high frequency signal. This can be an issue especially if long $V_{\text{SENSE}}$ traces are used.
6. $V_{\text{REF}}$ should be bypassed with a 0.01 μF or 0.1 μF ceramic capacitor for improved performance. This capacitor should be located as close as possible to the $V_{\text{REF}}$ pin.
### REVISION HISTORY

<table>
<thead>
<tr>
<th>Changes from Revision E (April 2013) to Revision F</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed layout of National Data Sheet to TI format</td>
<td>9</td>
</tr>
</tbody>
</table>
### Packaging Information

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead finish/Ball material</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP2997M/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>95</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>0 to 125</td>
<td>L2997M</td>
<td>Samples</td>
</tr>
<tr>
<td>LP2997MR/NOPB</td>
<td>ACTIVE</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>95</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>SN</td>
<td>Level-3-260C-168 HR</td>
<td>0 to 125</td>
<td>(L2997, LP2997)MR</td>
</tr>
<tr>
<td>LP2997MRX/NOPB</td>
<td>LIFEBUY</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>SN</td>
<td>Level-3-260C-168 HR</td>
<td>0 to 125</td>
<td>(L2997, LP2997)MR</td>
</tr>
<tr>
<td>LP2997MX/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>0 to 125</td>
<td>L2997M</td>
<td>Samples</td>
</tr>
</tbody>
</table>

**Notes:**

1. The marketing status values are defined as follows:
   - **ACTIVE:** Product device recommended for new designs.
   - **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
   - **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
   - **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
   - **OBSOLETE:** TI has discontinued the production of the device.

2. **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". **RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

3. **Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

4. **MSL, Peak Temp.:** The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

5. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

6. Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS**
- Reel Diameter
- Reel Width (W1)

**TAPE DIMENSIONS**
- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component thickness
- K0: Overall width of the carrier tape
- P1: Pitch between successive cavity centers
- W: Width of the component

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP2997MRX/NOPB</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.5</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>LP2997MX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.5</td>
<td>5.4</td>
<td>2.0</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
## TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP2997MRX/NOPB</td>
<td>SO PowerPAD</td>
<td>DDA</td>
<td>8</td>
<td>2500</td>
<td>340.5</td>
<td>338.1</td>
<td>20.6</td>
</tr>
<tr>
<td>LP2997MX/NOPB</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
TUBE

T - Tube height
W - Tube width
L - Tube length
B - Alignment groove width

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Name</th>
<th>Package Type</th>
<th>Pins</th>
<th>SPQ</th>
<th>L (mm)</th>
<th>W (mm)</th>
<th>T (µm)</th>
<th>B (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP2997M/NOPB</td>
<td>D</td>
<td>SOIC</td>
<td>8</td>
<td>95</td>
<td>495</td>
<td>8</td>
<td>4064</td>
<td>3.05</td>
</tr>
<tr>
<td>LP2997MR/NOPB</td>
<td>DDA</td>
<td>HSOIC</td>
<td>8</td>
<td>95</td>
<td>495</td>
<td>8</td>
<td>4064</td>
<td>3.05</td>
</tr>
<tr>
<td>LP2997MR/NOPB</td>
<td>DDA</td>
<td>HSOIC</td>
<td>8</td>
<td>95</td>
<td>507.79</td>
<td>8</td>
<td>630</td>
<td>4.32</td>
</tr>
<tr>
<td>LP2997MR/NOPB</td>
<td>DDA</td>
<td>HSOIC</td>
<td>8</td>
<td>95</td>
<td>495</td>
<td>8</td>
<td>4064</td>
<td>3.05</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

PowerPAD is a trademark of Texas Instruments.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
Example Stencil Design

PowerPAD™ SOIC - 1.7 mm max height

Plastic Small Outline

Notes: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

Solder Paste Example
Exposed Pad
100% Printed Solder Coverage by Area
Scale: 10X

<table>
<thead>
<tr>
<th>Stencil Thickness</th>
<th>Solder Stencil Opening</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>2.62 X 2.62</td>
</tr>
<tr>
<td>0.125</td>
<td>2.34 X 2.34 (Shown)</td>
</tr>
<tr>
<td>0.150</td>
<td>2.14 X 2.14</td>
</tr>
<tr>
<td>0.175</td>
<td>1.98 X 1.98</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

PowerPAD™ is a trademark of Texas Instruments.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012, variation BA.

PowerPAD™ SOIC - 1.7 mm max height

DDA0008D

PLASTIC SMALL OUTLINE

PowerPAD is a trademark of Texas Instruments.
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated