

LP38851 800 mA Fast-Response High-Accuracy Adjustable LDO Linear Regulator with **Enable and Soft-Start**

Check for Samples: LP38851

FEATURES

- Adjustable V_{OUT} Range of 0.80V to 1.8V
- Wide V_{BIAS} Supply Operating Range of 3.0V to 5.5V
- Stable with 10µF Ceramic Capacitors
- Dropout Voltage of 115 mV (Typical) at 800 mA Load Current
- Precision V_{ADJ} across All Line and Load Conditions:
 - $\pm 1.5\% V_{AD,I}$ for T_{.I} = 25°C
 - − $\pm 2.0\%$ V_{ADJ} for 0°C ≤ T_J ≤ ± 125 °C
 - ±3.0% V_{ADJ} for -40°C ≤ T_J ≤ +125°C
- **Over-Temperature and Over-Current** Protection
- Available in 8-Lead SO PowerPad, 7-Lead SFM and 7-Lead PFM Packages
- -40°C to +125°C Operating Junction **Temperature Range**

APPLICATIONS

- ASIC Power Supplies in:
 - Desktops, Notebooks, and Graphics Cards, Servers
 - Gaming Set Top Boxes, Printers and Copiers
- Server Core and I/O Supplies
- **DSP and FPGA Power Supplies**
- SMPS Post-Regulator

DESCRIPTION

The LP38851-ADJ is a high current, fast response regulator which can maintain output voltage regulation with extremely low input to output voltage drop. Fabricated on a CMOS process, the device operates from two input voltages: V_{BIAS} provides voltage to drive the gate of the N-MOS power transistor, while V_{IN} is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low V_{IN} voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability.

The fast transient response of this device makes it suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The part is available in PSOP 8-pin, SFM 7-pin, and TO-263 7-pin packages.

- Dropout Voltage: 115 mV (typical) at 800 mA load current
- Low Ground Pin Current: 10 mA (typical) at 800 mA load current
- Soft-Start: Programmable Soft-Start time
- **Precision ADJ Voltage:** $\pm 1.5\%$ for T_J = 25°C, • and $\pm 2.0\%$ for $0^{\circ}C \le T_{\perp} \le \pm 125^{\circ}C$, across all line and load conditions




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNVS492C-JUNE 2007-REVISED APRIL 2013

www.ti.com

TYPICAL APPLICATION CIRCUIT



Connection Diagram




Figure 1. 7-Lead PFM - Top View See KTW0007B Package




Figure 2. 7-Lead SFM - Top View See NDZ0007B Package

PIN DESCRIPTIONS

SFM Pin #	PFM Pin #	SO PowerPad Pin #	Pin Symbol	Pin Description
1	1	5	SS	Soft-Start capacitor connection. Used to control the rise time of $V_{\mbox{OUT}}$ at turn-on.
2	2	6	EN	Device Enable, High = On, Low = Off.
3	3	7	IN	The unregulated voltage input
4	4	4	GND	Ground
5	5	1	ADJ	The feedback connection to set the output voltage
6	6	2	OUT	The regulated output voltage
7	7	3	BIAS	The supply for the internal control and reference circuitry.
-	-	8	N/C	No internal connection
ТАВ	ТАВ	-	TAB	The SFM and PFM TAB is a thermal and electrical connection that is physically attached to the backside of the die, and used as a thermal heat-sink connection. See APPLICATION INFORMATION for details.




Figure 3. 8-Lead SO PowerPad - Top View See DDA Package



SNVS492C – JUNE 2007 – REVISED APRIL 2013

PIN DESCRIPTIONS (continued)

SFM	PFM	SO PowerPad	Pin	Pin Description
Pin #	Pin #	Pin #	Symbol	
-	-	DAP	DAP	The SO PowerPad DAP is a thermal connection only that is physically attached to the backside of the die, and used as a thermal heat-sink connection. See APPLICATION INFORMATION for details.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS (1)

Storage Temperature Range		−65°C to +150°C
Lead Temperature	Soldering, 5 seconds	260°C
ESD Rating	±2 kV	
Power Dissipation (3)	Internally Limited	
V _{IN} Supply Voltage (Survival)	-0.3V to +6.0V	
V _{BIAS} Supply Voltage (Surviva))	-0.3V to +6.0V
V _{SS} SoftStart Voltage (Surviva	1)	-0.3V to +6.0V
V _{OUT} Voltage (Survival)		-0.3V to +6.0V
I _{OUT} Current (Survival)		Internally Limited
Junction Temperature	-40°C to +150°C	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specifications and conditions, see the Electrical Characteristics.

(2) The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin. Test method is per JESD22-A114.

(3) Device power dissipation must be de-rated based on device power dissipation (P_D), ambient temperature (T_A), and package junction to ambient thermal resistance (θ_{JA}). Additional heat-sinking may be required to ensure that the device junction temperature (T_J) does not exceed the maximum operating rating. See APPLICATION INFORMATION for details.

OPERATING RATINGS ⁽¹⁾

V _{IN} Supply Voltage	/ _{IN} Supply Voltage				
V _{BIAS} Supply Voltage	$0.8V \le V_{OUT} \le 1.2V$	3.0V to 5.5V			
V _{BIAS} Supply Voltage	$1.2V < V_{OUT} \le 1.8V$	4.5V to 5.5			
V _{EN} Voltage		0.0V to V _{BIAS}			
I _{OUT}	lout				
Junction Temperature Range ⁽²⁾	-40°C to +125°C				

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specifications and conditions, see the Electrical Characteristics.

(2) Device power dissipation must be de-rated based on device power dissipation (P_D), ambient temperature (T_A), and package junction to ambient thermal resistance (θ_{JA}). Additional heat-sinking may be required to ensure that the device junction temperature (T_J) does not exceed the maximum operating rating. See APPLICATION INFORMATION for details.



ELECTRICAL CHARACTERISTICS

Unless otherwise specified: $V_{OUT} = 0.80V$, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $V_{EN} = V_{BIAS}$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10 \ \mu$ F, $C_{BIAS} = 1 \ \mu$ F, C_{SS} = open. Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		$ \begin{split} & V_{OUT(NOM)} + 1V \leq V_IN \leq V_BIAS \leq 4.5V^{\ (1)} \\ & 3.0V \leq V_BIAS \leq 5.5V, \\ & 10 \text{ mA} \leq I_OUT \leq 800 \text{ mA} \end{split} $	492.5 485.0	500.	507.5 515.0	
V _{ADJ}	V _{ADJ} Accuracy	$ \begin{split} & V_{OUT(NOM)} + 1V \leq V_{IN} \leq V_{BIAS} \leq 4.5V \ ^{(1)} \\ & 3.0V \leq V_{BIAS} \leq 5.5V, \\ & 10 \text{ mA} \leq I_{OUT} \leq 800 \text{ mA}, \\ & 0^\circ\text{C} \leq T_\text{J} \leq +125^\circ\text{C} \end{split} $	490.0	500.	510.0	mV
M	V Danga	$3.0V \le V_{BIAS} \le 5.5V$	0.80		1.20	V
V _{OUT}	V _{OUT} Range	$4.5V \le V_{BIAS} \le 5.5V$	0.80		1.80	v
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation, $V_{IN}^{(2)}$	$V_{OUT(NOM)}$ +1V $\leq V_{IN} \leq V_{BIAS}$	-	0.04	-	%/V
$\Delta V_{OUT} / \Delta V_{BIAS}$	Line Regulation, V _{BIAS} ⁽²⁾	$3.0V \le V_{BIAS} \le 5.5V$	-	0.10	-	%/V
$\Delta V_{OUT} / \Delta I_{OUT}$	Output Voltage Load Regulation ⁽³⁾	$10 \text{ mA} \le I_{OUT} \le 800 \text{ mA}$	-	0.2	-	%/A
V_{DO}	Dropout Voltage ⁽⁴⁾	I _{OUT} = 800 mA	-	115	150 200	mV
I _{GND(IN)}	Quiescent Current Drawn from V _{IN}	$V_{OUT} = 0.80V$ $V_{BIAS} = 3.0V$ 10 mA $\leq I_{OUT} \leq 800$ mA	-	7.0	8.5 9.0	mA
GND(IN)	Supply	V _{EN} ≤ 0.5V		1	100 300	μA
I _{GND(BIAS)}	Quiescent Current Drawn from	10 mA ≤ I _{OUT} ≤ 800 mA	-	3.0	3.8 4.5	mA
	V _{BIAS} Supply	V _{EN} ≤ 0.5V		100	170 200	μA
UVLO	Under-Voltage Lock-Out Threshold	V _{BIAS} rising until device is functional	2.20 2.00	2.45	2.70 2.90	V
UVLO _(HYS)	Under-Voltage Lock-Out Hysteresis	V _{BIAS} falling from UVLO threshold until device is non-functional	60 50	150	300 350	mV
I _{SC}	Output Short-Circuit Current	$V_{IN} = V_{OUT(NOM)} + 1V,$ $V_{BIAS} = 3.0V, V_{OUT} = 0.0V$	-	2.3	-	А
Soft-Start	•				-i	
r _{SS}	Soft-Start internal resistance		11.0	14.0	17.0	kΩ
t _{SS}	Soft-Start time t _{SS} = C _{SS} × r _{SS} × 5	C _{SS} = 10 nF	-	700	-	μs
Enable						
		$V_{EN} = V_{BIAS}$	-	0.01	-	
I _{EN}	ENABLE pin Current	V _{EN} = 0.0V, V _{BIAS} = 5.5V	-24 -21	- 15		μA
V _{EN(ON)}	Enable Voltage Threshold	V _{EN} rising until Output = ON	1.00 0.90	1.25	1.50 1.55	V
V _{EN(HYS)}	Enable Voltage Hysteresis	V_{EN} falling from $V_{EN(ON)}$ until Output = OFF	50 30	100	150 200	mV
t _{OFF}	Turn-OFF Delay Time	R _{LOAD} x C _{OUT} << t _{OFF}	-	20	-	
t _{ON}	Turn-ON Delay Time	R _{LOAD} x C _{OUT} << t _{ON}	-	15	-	μs
AC Parameters				,	ų.	,

(1) V_{IN} cannot exceed either V_{BIAS} or 4.5V, whichever value is lower.

Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
 Output voltage load regulation is defined as the change in output voltage from nominal value as the load surrent increases from no load

(3) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.
 (4) Description of the second se

- (4) Dropout voltage is defined as the input to output voltage differential (V_{IN} V_{OUT}) where the input voltage is low enough to cause the output voltage to drop 2% from the nominal value.
- 4 Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified: $V_{OUT} = 0.80V$, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $V_{EN} = V_{BIAS}$, $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 10 \ \mu$ F, $C_{BIAS} = 1 \ \mu$ F, $C_{SS} =$ open. Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
PSRR	Ripple Rejection for V _{IN} Input	$V_{IN} = V_{OUT(NOM)} + 1V,$ f = 120 Hz	-	72	-		
(V _{IN})	Voltage	$V_{IN} = V_{OUT(NOM)} + 1V,$ f = 1 kHz	-	61	-		
PSRR		$V_{BIAS} = V_{OUT(NOM)} + 3V,$ f = 120 Hz	-	54	-	dB	
(V _{BIAS})	Ripple Rejection for V _{BIAS} Voltage	$V_{BIAS} = V_{OUT(NOM)} + 3V,$ f = 1 kHz	-	53	-		
	Output Noise Density	f = 120 Hz	-	1	-	µV/√Hz	
e _n		BW = 10 Hz - 100 kHz	-	150	-	μV _{RMS}	
	Output Noise Voltage	BW = 300 Hz - 300 kHz	-	90	-		
hermal Para	meters						
T _{SD}	Thermal Shutdown Junction Temperature		-	160	-	°C	
T _{SD(HYS)}	Thermal Shutdown Hysteresis		-	10	-		
		SFM	-	60	-		
θ_{J-A}	Thermal Resistance, Junction to Ambient ⁽⁵⁾	PFM	-	60	-		
	, insient	SO PowerPad	-	168	-	°C/W	
		SFM	-	3	-		
θ_{J-C}	Thermal Resistance, Junction to Case ⁽⁵⁾⁽⁶⁾	PFM	-	3	-		
	0000	SO PowerPad	-	11	-		

(5) Device power dissipation must be de-rated based on device power dissipation (P_D), ambient temperature (T_A), and package junction to ambient thermal resistance (θ_{JA}). Additional heat-sinking may be required to ensure that the device junction temperature (T_J) does not exceed the maximum operating rating. See APPLICATION INFORMATION for details.


(6) For SFM and PFM: $\theta_{J,C}$ refers to the BOTTOM surface of the package, under the epoxy body, as the 'CASE'. For SO PowerPad: $\theta_{J,C}$ refers to the DAP (aka: Exposed Pad) on BOTTOM surface of the package as the 'CASE'.



SNVS492C - JUNE 2007 - REVISED APRIL 2013

TYPICAL PERFORMANCE CHARACTERISTICS

Refer to the TYPICAL APPLICATION CIRCUIT. Unless otherwise specified: $T_J = 25^{\circ}C$, $R1 = 1.40 \text{ k}\Omega$, $R2 = 1.00 \text{ k}\Omega$, $C_{FF} = 180 \text{ pF}$, $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{BIAS} = 3.0V$, $I_{OUT} = 10 \text{ mA}$, $C_{IN} = 10 \text{ \mu}F$ Ceramic, $C_{OUT} = 10 \text{ }\mu$ F Ceramic, $C_{BIAS} = 1 \text{ }\mu$ F Ceramic, , $C_{SS} = Open$.






Figure 8.

6




SNVS492C - JUNE 2007 - REVISED APRIL 2013


TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Refer to the TYPICAL APPLICATION CIRCUIT. Unless otherwise specified: $T_J = 25^{\circ}C$, $R1 = 1.40 \text{ k}\Omega$, $R2 = 1.00 \text{ k}\Omega$,

 $C_{FF}=180 \text{ pF}, \text{ } V_{IN}=V_{OUT(NOM)}+1 \text{V}, \text{ } V_{BIAS}=3.0 \text{V}, \text{ } I_{OUT}=10 \text{ mA}, \text{ } C_{IN}=10 \text{ } \mu\text{F} \text{ Ceramic}, \text{ } C_{OUT}=10 \text{ } \mu\text{F} \text{ Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } C_{OUT}=10 \text{ } \mu\text{F} \text{$











Soft-Start r_{SS} Variation



Enable Thresholds (V_{EN}) vs



Texas **ISTRUMENTS**


www.ti.com


SNVS492C-JUNE 2007-REVISED APRIL 2013

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Refer to the TYPICAL APPLICATION CIRCUIT. Unless otherwise specified: $T_J = 25^{\circ}C$, R1 = 1.40 k Ω , R2 = 1.00 k Ω ,

 $C_{FF}=180 \text{ pF}, \text{ } V_{IN}=V_{OUT(NOM)}+1 \text{ } V, \text{ } V_{BIAS}=3.0 \text{ } V, \text{ } I_{OUT}=10 \text{ } \text{mA}, \text{ } C_{IN}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } C_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text$





50 µs/DIV Figure 20.




SNVS492C – JUNE 2007 – REVISED APRIL 2013


TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Refer to the TYPICAL APPLICATION CIRCUIT. Unless otherwise specified: $T_J = 25^{\circ}C$, R1 = 1.40 k Ω , R2 = 1.00 k Ω ,

 $C_{FF}=180 \text{ pF}, \text{ } V_{IN}=V_{OUT(NOM)}+1 \text{ } V, \text{ } V_{BIAS}=3.0 \text{ } V, \text{ } I_{OUT}=10 \text{ } \text{mA}, \text{ } C_{IN}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } C_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text{ } I_{OUT}=10 \text{ } \mu\text{F} \text{ } \text{Ceramic}, \text$


 $\label{eq:cbias} \begin{array}{c} C_{\text{BIAS}} = 1 \ \mu F \ Ceramic, \ , \ C_{\text{SS}} = \text{Open}. \\ \text{Load Transient Response, } C_{\text{OUT}} = 10 \ \mu F \ Ceramic \end{array}$










Load Transient Response, C_{OUT} = 68 µF Tantalum









Load Transient Response, C_{OUT} = 47 µF Ceramic



Load Transient Response, C_{OUT} = 68 µF Tantalum




SNVS492C-JUNE 2007-REVISED APRIL 2013





SNVS492C - JUNE 2007 - REVISED APRIL 2013

BLOCK DIAGRAM



APPLICATION INFORMATION

EXTERNAL CAPACITORS

To assure regulator stability, input and output capacitors are required as shown in TYPICAL APPLICATION CIRCUIT.

Output Capacitor

A minimum output capacitance of 10 µF, ceramic, is required for stability. The amount of output capacitance can be increased without limit. The output capacitor must be located less than 1 cm from the output pin of the IC and returned to the device ground pin with a clean analog ground.

Only high quality ceramic types such as X5R or X7R should be used, as the Z5U and Y5F types do not provide sufficient capacitance over temperature.

Tantalum capacitors will also provide stable operation across the entire operating temperature range. However, the effects of ESR may provide variations in the output voltage during fast load transients. Using the minimum recommended 10 µF ceramic capacitor at the output will allow unlimited capacitance, Tantalum and/or Aluminum, to be added in parallel.

Input Capacitor

The input capacitor must be at least 10 µF, but can be increased without limit. It's purpose is to provide a low source impedance for the regulator input. A ceramic capacitor, X5R or X7R, is recommended.

Tantalum capacitors may also be used at the input pin. There is no specific ESR limitation on the input capacitor (the lower, the better).

Aluminum electrolytic capacitors can be used, but are not recommended as their ESR increases very quickly at cold temperatures. They are not recommended for any application where the ambient temperature falls below 0°C.

Bias Capacitor

12

The capacitor on the bias pin must be at least 1 µF, and can be any good quality capacitor (ceramic is recommended).

Feed Forward Capacitor, C_{FF} (Refer to TYPICAL APPLICATION CIRCUIT)

When using a ceramic capacitor for C_{OUT}, the typical ESR value will be too small to provide any meaningful positive phase compensation, F_z , to offset the internal negative phase shifts in the gain loop.

$$F_z = 1 / (2 \times \pi \times C_{OUT} \times ESR)$$

A capacitor placed across the gain resistor R1 will provide additional phase margin to improve load transient response of the device. This capacitor, C_{FF}, in parallel with R1, will form a zero in the loop response given by the formula:

$$F_{z} = 1 / (2 \times \pi \times C_{FF} \times R1)$$

For optimum load transient response select C_{FF} so the zero frequency, F_Z, falls between 500 kHz and 750 kHz.

$$C_{FF} = 1 / (2 \times \pi \times R1 \times F_Z)$$

The phase lead provided by C_{FF} diminishes as the DC gain approaches unity, or V_{OUT} approaches V_{ADJ}. This is because C_{FF} also forms a pole with a frequency of:

 $F_{P} = 1 / (2 \times \pi \times C_{FF} \times (R1 || R2))$

Submit Documentation Feedback

It's important to note that at higher output voltages, where R1 is much larger than R2, the pole and zero are far apart in frequency. At lower output voltages the frequency of the pole and the zero mover closer together. The phase lead provided from C_{FF} diminishes quickly as the output voltage is reduced, and has no effect when V_{OUT} = V_{ADJ} . For this reason, relying on this compensation technique alone is adequate only for higher output voltages. For the LP38851, the practical minimum V_{OUT} is 0.8V when a ceramic capacitor is used for C_{OUT} .

STRUMENTS

www.ti.com


(3)

(4)

(2)

(1)

SNVS492C - JUNE 2007 - REVISED APRIL 2013



SETTING THE OUTPUT VOLTAGE (Refer to TYPICAL APPLICATION CIRCUIT)

The output voltage is set using the external resistive divider R1 and R2. The output voltage is given by the formula:


It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 10 k Ω . This is to prevent internal parasitic capacitances on the ADJ pin from interfering with the F_z pole set by R1 and C_{FF}.

((R1 x R2) / (R1 + R2)) ≤ 10 kΩ

 $V_{OUT} = V_{ADJ} x \left(1 + \left(\frac{R1}{R2} \right) \right)$

Table 1 lists some suggested, best fit, standard ±1% resistor values for R1 and R2, and a standard ±10% capacitor values for C_{FF} , for a range of V_{OUT} values. Other values of R1, R2, and C_{FF} are available that will give similar results.

	Table 1.									
V _{OUT}	R1	R2	C _{FF}	Fz						
0.8V	1.07 kΩ	1.78 kΩ	220 pF	676 kHz						
0.9V	1.50 kΩ	1.87 kΩ	180 pF	589 kHz						
1.00V	1.00 kΩ	1.00 kΩ	270 pF	589 kHz						
1.1V	1.65 kΩ	1.37 kΩ	150 pF	643 kHz						
1.2V	1.40 kΩ	1.00 kΩ	180 pF	631 kHz						
1.3V	1.15 kΩ	715 Ω	220 pF	629 kHz						
1.4V	1.07 kΩ	590 Ω	220 pF	676 kHz						
1.5V	2.00 kΩ	1.00 kΩ	120pF	663 kHz						
1.6V	1.65 kΩ	750 Ω	150 pF	643 kHz						
1.7V	2.55 kΩ	1.07 kΩ	100 pF	624 kHz						
1.8V	2.94 kΩ	1.13 kΩ	82 pF	660 kHz						



2.50



www.ti.com

(5)

(6)

Submit Documentation Feedback



Please refer to Application Note AN-1378 (SNVA112) for additional information on how resistor tolerances affect the calculated V_{OUT} value.

INPUT VOLTAGE

The input voltage (V_{IN}) is the high current external voltage rail that will be regulated down to a lower voltage, which is applied to the load. The input voltage must be at least $V_{OUT} + V_{DO}$, and no higher than whatever value is used for V_{BIAS} .

For applications where V_{BIAS} is higher than 4.5V, V_{IN} must be no greater than 4.5V, otherwise output voltage accuracy may be affected.

BIAS VOLTAGE

The bias voltage (V_{BIAS}) is a low current external voltage rail required to bias the control circuitry and provide gate drive for the N-FET pass transistor. When V_{OUT} is set to 1.20V, or less, V_{BIAS} may be anywhere in the operating range of 3.0V to 5.5V. If V_{OUT} is set higher than 1.20V , V_{BIAS} must be between 4.5V and 5.5V to ensure proper operation of the device.

UNDER VOLTAGE LOCKOUT

The bias voltage is monitored by a circuit which prevents the device from functioning when the bias voltage is below the Under-Voltage Lock-Out (UVLO) threshold of approximately 2.45V.

As the bias voltage rises above the UVLO threshold the device control circuitry becomes active. There is approximately 150 mV of hysteresis built into the UVLO threshold to provide noise immunity.

When the bias voltage is between the UVLO threshold and the Minimum Operating Rating value of 3.0V the device will be functional, but the operating parameters will not be within the specified limits.

SUPPLY SEQUENCING

There is no requirement for the order that V_{IN} or V_{BIAS} are applied or removed.

One practical limitation is that the Soft-Start circuit starts charging C_{SS} when both V_{BIAS} rises above the UVLO threshold and the Enable pin is above the $V_{EN(ON)}$ threshold. If the application of V_{IN} is delayed beyond this point the benefits of Soft-Start will be compromised.

In any case, the output voltage cannot be specified until both V_{IN} and V_{BIAS} are within the range of specified operating values.

If used in a dual-supply system where the regulator output load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommended for this diode clamp.

REVERSE VOLTAGE

A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when V_{IN} is abruptly taken low and C_{OUT} continues to hold a sufficient charge such that the input to output voltage becomes reversed.

The NMOS pass element, by design, contains no body diode. This means that, as long as the gate of the pass element is not driven, there will not be any reverse current flow through the pass element during a reverse voltage event. The gate of the pass element is not driven when V_{BIAS} is below the UVLO threshold, or when the Enable pin is held low.

When V_{BIAS} is above the UVLO threshold, and the Enable pin is above the $V_{EN(ON)}$ threshold, the control circuitry is active and will attempt to regulate the output voltage. Since the input voltage is less than the output voltage the control circuit will drive the gate of the pass element to the full V_{BIAS} potential when the output voltage begins to fall. In this condition, reverse current will flow from the output pin to the input pin , limited only by the $R_{DS(ON)}$ of the pass element and the output to input voltage differential. Discharging an output capacitor up 1000 μ F in this manner will not damage the device as the current will rapidly decay. However, continuous reverse current should be avoided.



The LP38851 incorporates a Soft-Start function that reduces the start-up current surge into the output capacitor (C_{OUT}) by allowing V_{OUT} to rise slowly to the final value. This is accomplished by controlling V_{REF} at the SS pin. The soft-start timing capacitor (C_{SS}) is internally held to ground until both V_{BIAS} rises above the Under-Voltage Lock-Out threshold (ULVO) and the Enable pin is higher than the $V_{EN(ON)}$ threshold.

 V_{REF} will rise at an RC rate defined by the internal resistance of the SS pin (r_{SS}), and the external capacitor connected to the SS pin. This allows the output voltage to rise in a controlled manner until steady-state regulation is achieved. Typically, five time constants are recommended to assure that the output voltage is sufficiently close to the final steady-state value. During the soft-start time the output current can rise to the built-in current limit.

Soft-Start Time =
$$C_{SS} \times r_{SS} \times 5$$

(7)

Since the V_{OUT} rise will be exponential, not linear, the in-rush current will peak during the first time constant (T), and V_{OUT} will require four additional time constants (4T) to reach the final value (5T).

After achieving normal operation, should either V_{BIAS} fall below the ULVO threshold, or the Enable pin fall below the $V_{EN(OFF)}$ threshold, the device output will be disabled and the Soft-Start capacitor (C_{SS}) discharge circuit will become active. The C_{SS} discharge circuit will remain active until V_{BIAS} falls to 500 mV (typical). When V_{BIAS} falls below 500 mV (typical), the C_{SS} discharge circuit will cease to function due to a lack of sufficient biasing to the control circuitry.

Since V_{REF} appears on the SS pin, any leakage through C_{SS} will cause V_{REF} to fall, and thus affect V_{OUT} . A leakage of 50 nA (about 10 MΩ) through C_{SS} will cause V_{OUT} to be approximately 0.1% lower than nominal, while a leakage of 500 nA (about 1 MΩ) will cause V_{OUT} to be approximately 1% lower than nominal. Typical ceramic capacitors will have a factor of 10X difference in leakage between 25°C and 85°C, so the maximum ambient temperature must be included in the capacitor selection process.

Typical C_{SS} values will be in the range of 1 nF to 100 nF, providing typical Soft-Start times in the range of 70 μ s to 7 ms (57). Values less than 1 nF can be used, but the Soft-Start effect will be minimal. Values larger than 100 nF will provide soft-start, but may not be fully discharged if V_{BIAS} falls from the UVLVO threshold to less than 500 mV in less than 100 μ s.

Figure 31 shows the relationship between the C_{OUT} value and a typical C_{SS} value.




Figure 31. Typical C_{SS} vs C_{OUT} Values

The C_{SS} capacitor must be connected to a clean ground path back to the device ground pin. No components, other than C_{SS} , should be connected to the SS pin, as there could be adverse effects to V_{OUT} .

If the Soft-Start function is not needed the SS pin should be left open, although some minimal capacitance value is always recommended.

SNVS492C-JUNE 2007-REVISED APRIL 2013



www.ti.com

ENABLE OPERATION

The Enable pin (EN) provides a mechanism to enable, or disable, the regulator output stage. The Enable pin has an internal pull-up, through a typical 160 k Ω resistor, to V_{BIAS}.

If the Enable pin is actively driven, pulling the Enable pin above the V_{EN} threshold of 1.25V (typical) will turn the regulator output on, while pulling the Enable pin below the V_{EN} threshold will turn the regulator output off. There is approximately 100 mV of hysteresis built into the Enable threshold provide noise immunity.

If the Enable function is not needed this pin should be left open, or connected directly to V_{BIAS} . If the Enable pin is left open, stray capacitance on this pin must be minimized, otherwise the output turn-on will be delayed while the stray capacitance is charged through the internal resistance (r_{EN}).

POWER DISSIPATION AND HEAT-SINKING

Additional copper area for heat-sinking may be required depending on the maximum device dissipation (P_D) and the maximum anticipated ambient temperature (T_A) for the device. Under all possible conditions, the junction temperature must be within the range specified under operating conditions.

The total power dissipation of the device is the sum of three different points of dissipation in the device.

The first part is the power that is dissipated in the NMOS pass element, and can be determined with the formula:

 $\mathsf{P}_{\mathsf{D}(\mathsf{PASS})} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$ (8)

The second part is the power that is dissipated in the bias and control circuitry, and can be determined with the formula:

 $P_{D(BIAS)} = V_{BIAS} \times I_{GND(BIAS)}$

where

 $I_{GND(BIAS)}$ is the portion of the operating ground current of the device that is related to V_{BIAS} (9)

The third part is the power that is dissipated in portions of the output stage circuitry, and can be determined with the formula:

$$\mathsf{P}_{\mathsf{D}(\mathsf{IN})} = \mathsf{V}_{\mathsf{IN}} \times \mathsf{I}_{\mathsf{GND}(\mathsf{IN})}$$

where

• $I_{GND(IN)}$ is the portion of the operating ground current of the device that is related to V_{IN} (10)

The total power dissipation is then:

 $P_{D} = P_{D(PASS)} + P_{D(BIAS)} + P_{D(IN)}$ (11)

The maximum allowable junction temperature rise (ΔT_J) depends on the maximum anticipated ambient temperature (T_A) for the application, and the maximum allowable operating junction temperature ($T_{J(MAX)}$).

$$\Delta_{\rm J} = {\sf T}_{\rm J(MAX)} - {\sf T}_{\rm A(MAX)} \tag{12}$$

The maximum allowable value for junction to ambient Thermal Resistance, θ_{JA} , can be calculated using the formula:

$$\theta_{JA} \le \frac{\Delta T_J}{P_D}$$
(13)

Heat-Sinking The SFM Package

The SFM package has a θ_{JA} rating of 60°C/W and a θ_{JC} rating of 3°C/W. These ratings are for the package only, no additional heat-sinking, and with no airflow. If the needed θ_{JA} , as calculated above, is greater than or equal to 60°C/W then no additional heat-sinking is required since the package can safely dissipate the heat and not exceed the operating $T_{J(MAX)}$. If the needed θ_{JA} is less than 60°C/W then additional heat-sinking is needed.

The thermal resistance of a SFM package can be reduced by attaching it to a heat sink or a copper plane on a PC board. If a copper plane is to be used, the values of θ_{JA} will be same as shown in next section for PFM package.

The heat-sink to be used in the application should have a heat-sink to ambient thermal resistance, θ_{HA} :

 $\theta_{\mathsf{HA}} \leq \theta_{\mathsf{JA}} - (\theta_{\mathsf{CH}} + \theta_{\mathsf{JC}})$



$$\theta H \leq \theta J - (\theta C + \theta J)$$

where

- θ_{JA} is the required total thermal resistance from the junction to the ambient air, θ_{CH} is the thermal resistance from the case to the surface of the heart-sink
- θ_{JC} is the thermal resistance from the junction to the surface of the case

(14)

For this equation, θ_{JC} is about 3°C/W for a SFM package. The value for θ_{CH} depends on method of attachment, insulator, etc. θ_{CH} varies between 1.5°C/W to 2.5°C/W. Consult the heat-sink manufacturer datasheet for details and recommendations.

Heat-Sinking The PFM Package

The PFM package has a θ_{JA} rating of 60°C/W, and a θ_{JC} rating of 3°C/W. These ratings are for the package only, no additional heat-sinking, and with no airflow.

The PFM package uses the copper plane on the PCB as a heat-sink. The tab of this package is soldered to the copper plane for heat sinking. Figure 32 shows a curve for the θ_{JA} of PFM package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat-sinking.




Figure 32. θ_{JA} vs Copper (1 Ounce) Area for the PFM package

Figure 32 shows that increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for θ_{JA} for the PFM package mounted to a PCB is 32°C/W.




Figure 33. Maximum Power Dissipation vs Ambient Temperature for the PFM Package

Figure 33 shows the maximum allowable power dissipation for PFM packages for different ambient temperatures, assuming θ_{JA} is 35°C/W and the maximum junction temperature is 125°C.



SNVS492C – JUNE 2007 – REVISED APRIL 2013

Heat-Sinking The SO PowerPad Package

The LP38851MR package has a θ_{JA} rating of 168°C/W, and a θ_{JC} rating of 11°C/W. The θ_{JA} rating of 168°C/W includes the device DAP soldered to an area of 0.008 square inches (0.09 in x 0.09 in) of 1 ounce copper, with no airflow.




Figure 34. θ_{JA} vs Copper (1 Ounce) Area for the SO PowerPad Package

Increasing the copper area soldered to the DAP to 1 square inch of 1 ounce copper, using a dog-bone type layout, will improve the θ_{JA} rating to 98°C/W. Figure 34 shows that increasing the copper area beyond 1 square inch produces very little improvement.




Figure 35. Maximum Power Dissipation vs Ambient Temperature for the SO PowerPad Package

Figure 35 shows the maximum allowable power dissipation for the SO PowerPad package for a range of ambient temperatures, assuming θ_{JA} is 98°C/W and the maximum junction temperature is 125°C.



SNVS492C - JUNE 2007 - REVISED APRIL 2013

Cł	nanges from Revision B (April 2013) to Revision C P	age
•	Changed layout of National Data Sheet to TI format	. 18



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP38851MR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L38851 MRADJ	Samples
LP38851MRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L38851 MRADJ	Samples
LP38851S-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTW	7	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP38851S -ADJ	Samples
LP38851SX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTW	7	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LP38851S -ADJ	Samples
LP38851T-ADJ/NOPB	ACTIVE	TO-220	NDZ	7	45	RoHS & Green	SN	Level-1-NA-UNLIM	-40 to 125	LP38851T -ADJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



10-Dec-2020


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal					0							
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38851MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP38851SX-ADJ/NOPB	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2



PACKAGE MATERIALS INFORMATION

23-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP38851MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	35.0
LP38851SX-ADJ/NOPB	DDPAK/TO-263	KTW	7	500	367.0	367.0	45.0

TEXAS INSTRUMENTS

www.ti.com

23-Jun-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LP38851MR-ADJ/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05
LP38851S-ADJ/NOPB	KTW	TO-263	7	45	502	25	8204.2	9.19
LP38851T-ADJ/NOPB	NDZ	TO-220	7	45	502	30	30048.2	10.74


DDA0008A



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.




DDA0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site. 7.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 8.
- Size of metal pad may vary due to creepage requirement.
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DDA0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.




DDA0008D



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012, variation BA.




DDA0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DDA0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



NDZ0007B





MECHANICAL DATA

KTW0007B





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated