





**LP5867** SLVSHI2A - FEBRUARY 2024 - REVISED APRIL 2024

# LP5867 7 × 6 LED Matrix Driver with 8-Bit Analog and 8-Bit or 16-Bit PWM Dimming

#### 1 Features

- LED matrix topology:
  - 6 constant current sinks with 7 scan switches for 42 LED dots
  - Configurable for 1 to 7 scan switches
- Operating voltage range:
  - V<sub>CC</sub>/V<sub>LED</sub> range: 2.7V to 5.5V
  - Logic pins compatible with 1.8V, 3.3V, and 5V
- 6 constant current sinks with high precision:
  - 0.1mA-50mA per current sink when V<sub>CC</sub> ≥ 3.3V
  - Device-to-device error: ±3% when channel current = 50mA
  - Channel-to-channel error: ±3% when channle current = 50mA
  - Phase-shift for balanced transient power
- Ultra-low power consumption:
  - − Shutdown mode:  $I_{CC} \le 1\mu A$  when EN = Low
  - − Standby mode:  $I_{CC} \le 10\mu$ A when EN = High and CHIP\_EN = 0 (data retained)
  - Active mode: I<sub>CC</sub> = 4.2mA (typ.) when channel current = 5mA
- Flexible dimming options:
  - Individual ON/OFF control for each LED dot
  - Analog dimming (current gain control)
    - Global 7-step Maximum Current (MC) setting for all LED dots
    - 3 groups of 7-bit Color Current (CC) RGB
    - Individual 8-bit Dot Current (DC) setting for each LED dot
  - PWM dimming with audible-noise-free frequency
    - Global 8-bit PWM dimming for all LED dots
    - 3 programmable groups of 8-bit PWM dimming for LED dot arbitrary mapping
    - Individual 8-bit or 16-bit PWM dimming for each LED dot
- Full addressable SRAM to minimize data traffic
- Individual LED dot open/short detection
- De-ghosting and low brightness compensation
- Interface options:
  - 1MHz (max.) I<sup>2</sup>C interface when IFS = Low
  - 12MHz (max.) SPI interface when IFS = High

### 2 Applications

- LED animation and indication for:
  - Portable electronics
  - Wearables

Internet-of-Things (IOT)

# 3 Description

Electronic devices are becoming smarter, requiring to use larger quantity of LEDs for animation and indication purposes and high performance LED matrix driver is required to improve user experience with small solution size.

The LP5867 is a high performance LED matrix drivers. The devices integrate 6 constant current sinks with N (N = 7) switching MOSFETs to support N  $\times$  6 LED dots or N × 2 RGB LEDs. The LP5867 integrates 7 MOSFETs for up to 42 LED dots or 14 RGB LEDs.


The LP5867 supports both analog dimming and PWM dimming methods. For analog dimming, each LED dot can be adjusted with 256 steps. For PWM dimming, the integrated 8-bit or 16-bit configurable PWM generators enable smooth and audible-noisefree dimming control. Each LED dot can also be arbitrarily mapped into 8-bit Group PWM to achieve dimming control together.

The LP5867 device implements full addressable SRAM to minimize the data traffic. The ghostcancellation circuitry is integrated to eliminate both upside and downside ghosting. The LP5867 also supports LED open and short detection functions. Both 1MHz (maximum) I<sup>2</sup>C and 12MHz (maximum) SPI are available in LP5867.

#### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
LP5867	YBH (DSBGA, 24)	2.55mm × 1.80mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



# **Table of Contents**

1 Features	1	7.5 Programming	25
2 Applications	1	7.6 Register Maps	30
3 Description	1	8 Register Maps	44
4 Device Comparison	3	9 Application and Implementation	58
5 Pin Configuration and Functions	4	9.1 Application Information	<mark>58</mark>
6 Specifications	5	9.2 Typical Application	58
6.1 Absolute Maximum Ratings	5	9.3 Power Supply Recommendations	61
6.2 ESD Ratings	5	9.4 Layout	61
6.3 Recommended Operating Conditions	5	10 Device and Documentation Support	63
6.4 Thermal Information	5	10.1 Receiving Notification of Documentation Update	es <mark>63</mark>
6.5 Electrical Characteristics	6	10.2 Support Resources	63
6.6 Timing Requirements	7	10.3 Trademarks	63
6.7 Typical Characteristics	.10	10.4 Electrostatic Discharge Caution	63
7 Detailed Description	.12	10.5 Glossary	63
7.1 Overview	.12	11 Revision History	63
7.2 Functional Block Diagram	.12	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	.13	Information	64
7.4 Device Functional Modes	.24		



# **4 Device Comparison**

PART NUMBER	MATERIAL	LED DOT NUMBER	MAX CURRENT PER CS	PACKAGE <sup>(2)</sup>	SOFTWARE COMPATIBLE
LP5861T	LP5861TRSMR	18 × 1 = 18	125mA	VQFN-32	
LP30011	LP5861TMRSMR <sup>(1)</sup>	10 * 1 = 10	125IIIA	VQFN-32	
LP5866T	LP5866TRKPR	18 × 6 = 108			
LP30001	LP5866TMRKPR <sup>(1)</sup>	10 * 0 = 100			
LP5868T	LP5868TRKPR	18 × 8 = 144	100mA	VQFN-40	
LP30001	LP5868TMRKPR <sup>(1)</sup>	10 * 0 = 144	TOOMA	VQFN-40	
LP5860T	LP5860TRKPR	18 × 11 = 198	-		
LP30001	LP5860TMRKPR <sup>(1)</sup>	10 × 11 = 190			
LP5861	LP5861RSMR	18 × 1 = 18		VQFN-32	
LP5862	LP5862RSMR	10 × 2 = 26		VQFN-32	Yes
LP3002	LP5862DBTR	18 × 2 = 36		TSSOP-38	res
LP5864	LP5864RSMR	18 × 4 = 72		VQFN-32	
LF3004	LP5864MRSMR <sup>(1)</sup>	10 ^ 4 - 72			
	LP5866RKPR		50mA	VQFN-40	
LP5866	LP5866DBTR	18 × 6 = 108	SUIIA	T000D 00	
	LP5866MDBTR <sup>(1)</sup>			TSSOP-38	
LP5867	LP5867YBHR	6 × 7 = 42		WCSP-24	
LP5868	LP5868RKPR	18 × 8 = 144	1	VQFN-40	
I DEGCO	LP5860RKPR	40 44 - 400	1	VOEN 40	
LP5860	LP5860MRKPR <sup>(1)</sup>	18 × 11 = 198		VQFN-40	

<sup>(1)</sup> Extended Temperature devices, supporting –55°C to approximately 125°C operating ambient temperature.

<sup>(2)</sup> The same packages are hardware compatible.



# **5 Pin Configuration and Functions**




Figure 5-1. LP5867 YBH Package 24-Pin WCSP Top View

Table 5-1. Pin Functions

	PIN	I/O	DESCRIPTION			
NO.	NAME	1/0	DESCRIPTION			
C2	CSR0	0	Current sink 0. If not used, this pin must be floating.			
B2	CSG0	0	Current sink 1. If not used, this pin must be floating.			
В3	CSB0	0	Current sink 2. If not used, this pin must be floating.			
B5	CSR1	0	Current sink 3. If not used, this pin must be floating.			
C5	CSG1	0	Current sink 4. If not used, this pin must be floating.			
C4	CSB1	0	Current sink 5. If not used, this pin must be floating.			
A1	SW0	0	High-side PMOS switch output for scan line 0. If not used, this pin must be floating.			
A2	SW1	0	High-side PMOS switch output for scan line 1. If not used, this pin must be floating.			
А3	SW2	0	High-side PMOS switch output for scan line 2. If not used, this pin must be floating.			
A4	SW3	0	High-side PMOS switch output for scan line 3. If not used, this pin must be floating.			
A5	SW4	0	High-side PMOS switch output for scan line 4. If not used, this pin must be floating.			
A6	SW5	0	High-side PMOS switch output for scan line 5. If not used, this pin must be floating.			
В6	SW6	0	High-side PMOS switch output for scan line 6. If not used, this pin must be floating.			
B1	VLED	Power	Power input for high-side switches.			
B4	GND	Ground	Must be connected to common ground plane.			
D2	VCAP	0	Internal LDO output. An 1µF capacitor must be connected between this pin with GND. Place the capacitor as close to the device as possible.			
C3	IFS	I	Interface type select. I <sup>2</sup> C is selected when IFS is low. SPI is selected when IFS is high. A resistor must be connected between VIO and this pin.			
C6	VSYNC	1	External synchronize signal for display mode 2 and mode 3.			
D6	SCL/SCLK	1	I <sup>2</sup> C clock input or SPI clock input. Pull up to VIO when configured as I <sup>2</sup> C.			
D5	SDA/MOSI	I/O	I <sup>2</sup> C data input or SPI leader output follower input. Pull up to VIO when configured as I <sup>2</sup> C.			
D4	ADDR0/MISO	I/O	I <sup>2</sup> C address select 0 or SPI leader input follower output.			
D3	ADDR1/SS	I	I <sup>2</sup> C address select 1 or SPI follower select.			
D1	VIO/EN	Power,I	Power supply for digital circuits and chip enable. An 1nF capacitor must be connected between this pin with GND and be placed as close to the device as possible.			
C1	VCC	Power	Power supply for device. A 1µF capacitor must be connected between this pin with GND and be placed as close to the device as possible.			

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: LP5867

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage on V <sub>CC</sub> / V <sub>LED</sub> / VIO / EN / CS / SW / SDA / SCL / SCLK / MOSI / MISO / SS / ADDR0 / ADDR1 / VSYNC / IFS		-0.3	6	٧
Voltage on VCAP		-0.3	2	V
TJ	Junction temperature	<b>–</b> 55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±3000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input voltage on V <sub>CC</sub>	Supply voltage	2.7	5.5	V
Input voltage on V <sub>LED</sub>	LED supply voltage	2.7	5.5	V
Input voltage on VIO_EN		1.65	5.5	V
Voltage on SDA / SCL / SCLK / MOSI / MISO / SS / ADDRx / VSYNC / IFS			VIO	V
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
T <sub>A</sub>	Operating ambient temperature - LP5860TMRKPR, LP5866TMRKPR and LP5868TMRKPR	-55	125	°C

#### 6.4 Thermal Information

		LP5867	
	THERMAL METRIC	YBH (DSBGA)	UNIT
		24 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	65.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	15.3	°C/W

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



# **6.5 Electrical Characteristics**

VCC = 3.3V, VLED = 3.8V, VIO = 1.8V and TA =  $-40^{\circ}$ C to +85°C (TA =  $-55^{\circ}$ C to +125°C for LP5860MRKPR, LP5864MRKPR, and LP5866MDBTR); Typical values are at TA = 25°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power su	ıpplies				<u>'</u>	
V <sub>CC</sub>	Device supply voltage		2.7		5.5	V
V <sub>UVR</sub>	Undervoltage restart	V <sub>CC</sub> rising, Test mode			2.5	V
V <sub>UVF</sub>	Undervoltage shutdown	V <sub>CC</sub> falling, Test mode	1.9			V
V <sub>UV_HYS</sub>	Undervoltage shutdown hysteresis			0.3		V
V <sub>CAP</sub>	Internal LDO output	V <sub>CC</sub> = 2.7V to 5.5V		1.78		V
	Shutdown supply current I <sub>SHUTDOWN</sub>	V <sub>EN</sub> = 0, CHIP_EN = 0 (bit), ADDx = 0; measure the total current from V <sub>CC</sub> and V <sub>LED</sub>		0.2	1	μА
I <sub>CC</sub>	Standby supply current I <sub>STANDBY</sub>	$V_{EN}$ = 3.3V, CHIP_EN = 0 (bit), measure the total current from $V_{CC}$ and $V_{LED}$		7	10	μΑ
	Active mode supply current I <sub>NORMAL</sub>	$V_{EN}$ = 3.3V, CHIP_EN = 1 (bit), all channels I <sub>OUT</sub> = 5mA (MC = 1, CC = 127, DC = 256), measure the current from V <sub>CC</sub>		4.2	6	mA
$V_{LED}$	LED supply voltage		2.7		5.5	٧
V <sub>VIO</sub>	VIO supply voltage		1.65		5.5	V
I <sub>VIO</sub>	VIO supply current	Interface idle			5	μΑ
Output S	tages			-		
	Constant current sink output range	2.7 <= V <sub>CC</sub> < 3.3V, PWM = 100%	0.1		40	mA
ICS	(CSR0(CS0) - CSB1(CS5))	V <sub>CC</sub> ≥ 3.3V PWM = 100%	0.1		50	mA
I <sub>LKG</sub>	Leakage current (CSR0(CS0) – CSB1(CS5))	channels off, up_deghost = 0, V <sub>CS</sub> =5V		0.01	1	μΑ
		All channels ON. Current set to 0.1mA. MC = 0 CC = 42 DC = 25 PWM = 100%	-5		5	%
		All channels ON. Current set to 1mA. MC = 2 CC = 127 DC = 25 PWM = 100%	-5		5	%
I <sub>ERR_DD</sub>	Device to device current error, I <sub>ERR_DD</sub> = (I <sub>AVE</sub> -I <sub>SET</sub> )/I <sub>SET</sub> ×100%	All channels ON. Current set to 10mA.  MC = 2 CC = 127 DC = 255 PWM = 100%	-3.5		3.5	%
		All channels ON. Current set to 25mA. MC=7 CC=64 DC=255 PWM=100%	-3		3	%
VLED VVIO IVIO ILKG  IERR_DD		All channels ON. Current set to 50mA.  MC = 7 CC = 127 DC = 255 PWM = 100%	-3		3	%
		All channels ON. Current set to 0.1mA. MC = 0 CC = 42 DC = 25 PWM = 100%	-5		5	%
		All channels ON. Current set to 1mA. MC = 2 CC = 127 DC = 25 PWM = 100%	-5		5	%
I <sub>ERR_CC</sub>	Channel to channel current error, I <sub>ERR_CC</sub> = (I <sub>OUTX</sub> -I <sub>AVE</sub> )/I <sub>AVE</sub> ×100%	All channels ON. Current set to 10mA.  MC = 2 CC = 127 DC = 255 PWM = 100%	-3.5		3.5	%
		All channels ON. Current set to 25mA. MC = 7 CC = 64 DC = 255 PWM = 100%	-3		3	%
		All channels ON. Current set to 50mA. MC = 7 CC = 127 DC = 255 PWM = 100%	-3		3	%
f	LED DWM fraguency	PWM_Fre = 1, PWM = 100%		62.5		KHz
f <sub>PWM</sub>	LED PWM frequency	PWM_Fre = 0, PWM = 100%		125		KHz

Product Folder Links: LP5867

VCC = 3.3V, VLED = 3.8V, VIO = 1.8V and TA =  $-40^{\circ}$ C to +85°C (TA =  $-55^{\circ}$ C to +125°C for LP5860MRKPR, LP5864MRKPR, and LP5866MDBTR); Typical values are at TA = 25°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sub>OUT</sub> = 50mA, decreasing output voltage, when the LED current has dropped 5%			0.45	V
$V_{SAT}$	Output saturation voltage	I <sub>OUT</sub> = 30mA, decreasing output voltage, when the LED current has dropped 5%			0.4	V
		I <sub>OUT</sub> = 10mA, decreasing output voltage, when the LED current has dropped 5%			0.35	V
		V <sub>LED</sub> = 2.7V, I <sub>SW</sub> = 200mA		450	750	mΩ
		V <sub>LED</sub> = 2.7V, I <sub>SW</sub> = 200mA, LP5860MRKPR and LP5864MRSMR		450	570	mΩ
		V <sub>LED</sub> = 3.8V, I <sub>SW</sub> = 200mA		380	650	mΩ
R <sub>SW</sub>	High-side PMOS ON resistance	V <sub>LED</sub> = 3.8V, I <sub>SW</sub> = 200mA, LP5860MRKPR and LP5864MRSMR		380	520	mΩ
		V <sub>LED</sub> = 5V, I <sub>SW</sub> = 200mA		310	600	mΩ
		$V_{LED}$ = 5V, $I_{SW}$ = 200mA, LP5860MRKPR and LP5864MRSMR		310	490	mΩ
Logic Inte	erfaces					
V <sub>LOGIC_IL</sub>	Low-level input voltage, SDA, SCL, SCLK, MOSI, SS, ADDRx, VSYNC, IFS			0	.3 x VIO	V
V <sub>LOGIC_IH</sub>	High-level input voltage, SDA, SCL, SCLK, MOSI, SS, ADDRx, VSYNC, IFS		0.7 x VIO			V
V <sub>EN_IL</sub>	Low-level input voltage of EN				0.4	V
V <sub>EN_IH</sub>	High-level input voltage of EN	When V <sub>CAP</sub> powered up	1.4			V
I <sub>LOGIC_I</sub>	Input current, SDA, SCL, SCLK, MOSI, SS, ADDRx		-1		1	μΑ
V <sub>LOGIC_O</sub>	Low-level output voltage, SDA, MISO	I <sub>PULLUP</sub> = 3mA			0.4	V
V <sub>LOGIC_O</sub> H	High-level output voltage, MISO	I <sub>PULLUP</sub> = -3mA	0.7 x VIO			V
Protectio	n Circuits					
V <sub>LOD_TH</sub>	Thershold for channel open detection			0.25		V
V <sub>LSD_TH</sub>	Thershold for channel short detection		\	/ <sub>LED</sub> – 1		V
T <sub>TSD</sub>	Thermal-shutdown junction temperature			150		°C
T <sub>HYS</sub>	Thermal shutdown temperature hysteresis			15		°C

# **6.6 Timing Requirements**

		MIN	NOM	MAX	UNIT
MISC. Timi	ning Requirements				
f <sub>OSC</sub>	Internal oscillator frequency		31.2		MHz
f <sub>OSC_ERR</sub>	Device to device oscillator frequency error	-3%		3%	
t <sub>POR_H</sub>	Wait time from UVLO disactive to device NORMAL			500	μs
t <sub>CHIP_EN</sub>	Wait time from setting Chip_EN (Register) =1 to device NORMAL			100	μs
t <sub>RISE</sub>	LED output rise time		10		ns
t <sub>FALL</sub>	LED output fall time		15		ns
t <sub>VSYNC_H</sub>	The minimum high-level pulse width of VSYNC	200			μs
SPI timing	requirements				
f <sub>SCLK</sub>	SPI Clock frequency			12	MHz
1	Cycle time	83.3			ns



		MIN	NOM MAX	UNIT
2	SS active lead-time	50		ns
3	SS active leg time	50		ns
4	SS inactive time	50		ns
5	SCLK low time	36		ns
6	SCLK high time	36		ns
7	MOSI set-up time	20		ns
8	MOSI hold time	20		ns
9	MISO disable time		30	ns
10	MISO data valid time		35	ns
C <sub>b</sub>	Bus capacitance	5	40	pF
I <sup>2</sup> C fast	mode timing requirements	1		
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	400	KHz
1	Hold time (repeated) START condition	600		ns
2	Clock low time	1300		ns
3	Clock high time	600		ns
4	Setup time for a repeated START condition	600		ns
5	Data hold time	0		ns
6	Data setup time	100		ns
7	Rise time of SDA and SCL		300	ns
8	Fall time of SDA and SCL		300	ns
9	Setup time for STOP condition	600		ns
10	Bus free time between a STOP and a START condition	1.3		μs
I <sup>2</sup> C fast	mode plus timing requirements	'		
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	1000	KHz
1	Hold time (repeated) START condition	260		ns
2	Clock low time	500		ns
3	Clock high time	260		ns
4	Setup time for a repeated START condition	260		ns
5	Data hold time	0		ns
6	Data setup time	50		ns
7	Rise time of SDA and SCL		120	ns
8	Fall time of SDA and SCL		120	ns
9	Setup time for STOP condition	260		ns
10	Bus free time between a STOP and a START condition	0.5		μs




Figure 6-1. SPI Timing Parameters





Figure 6-2. I<sup>2</sup>C Timing Parameters




# 6.7 Typical Characteristics


Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}C < T_A < +125^{\circ}C$  for LP5867MRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}C < T_A < +85^{\circ}C$  for the other devices),  $V_{CC} = 3.3V$ ,  $V_{IO} = 3.3V$ ,  $V_{LED} = 5V$ ,  $I_{LED\ Peak} = 50$ mA,  $C_{VLED} = 1\mu$ F,  $C_{VCC} = 1\mu$ F.



# **6.7 Typical Characteristics (continued)**

Unless specified otherwise, typical characteristics apply over the full ambient temperature range (-55°C < T<sub>A</sub> < +125°C for LP5867MRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}$ C <  $T_A$  < +85 $^{\circ}$ C for the other devices),  $V_{CC}$  = 3.3V,  $V_{IO}$  = 3.3V,  $V_{LED}$  = 5V,  $I_{LED\ Peak}$  = 50mA,  $C_{VLED}$  = 1 $\mu$ F,  $C_{VCC}$  = 1 $\mu$ F.







# 7 Detailed Description


### 7.1 Overview

The LP5867 is an 7 × 6 LED matrix driver. The device integrates 7 switching FETs with 6 constant current sinks. One LP5867 device can drive up to 42 LED dots or 14 RGB pixels by using time-multiplexing matrix scheme.

The LP5867 supports both analog dimming and PWM dimming methods. For analog dimming, the current gain of each individual LED dot can be adjusted with 256 steps through 8-bits dot correction. For PWM dimming, the integrated 8-bits or 16-bits configurable, > 20KHz PWM generators for each LED dot enable smooth, vivid animation effects without audible noise. Each LED can also be mapped into a 8-bits group PWM to achieve the group control with minimum data traffic.

The LP5867 device implements full addressable SRAM. The device supports entire SRAM data refresh and partial SRAM data update on demand to minimize the data traffic. The LP5867 implements the ghost cancellation circuit to eliminate both upside and downside ghosting. The LP5867 also uses low brightness compensation technology to support high density LED pixels. Both 1MHz (maximum) I<sup>2</sup>C and 12MHz (maximum) SPI interfaces are available in the LP5867.

# 7.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 7.3 Feature Description

# 7.3.1 Time-Multiplexing Matrix

The LP5867 device uses a time-multiplexing matrix scheme to support up to 42 LED dots with one chip. The device integrates 6 current sinks with 7 scan lines to drive  $6 \times 7 = 42$  LED dots or  $2 \times 7 = 14$  RGB pixels. In matrix control scheme, the device scans from Line 0 to Line 6 sequentially as shown in Figure 7-1. Current gain and PWM duty registers are programmable for each LED dot to support individual analog and PWM dimming.




Figure 7-1. Scan Line Control Scheme

There are 7 high-side p-channel MOSFETs (PMOS) integrated in LP5867 device. Users can flexibly set the active scan numbers from 1 to 7 by configuring the 'Max\_Line\_Num' in Dev\_initial register. The time-multiplexing matrix timing sequence follows the Figure 7-2.




Figure 7-2. Time-Multiplexing Matrix Timing Sequence



One cycle time of the line switching can be calculated as below:

$$t_{\text{line\_switch}} = t_{\text{PWM}} + t_{\text{SW\_BLK}} + 2 \times t_{\text{phase\_shift}}$$
 (1)

- t<sub>PWM</sub> is the current sink active time, which equals to 8µs (PWM frequency set at 125kHz) or 16µs (PWM frequency set at 62.5kHz) by configuring 'PWM Fre' in Dev initial register.
- t<sub>SW\_BLK</sub> is the switch blank time, which equals to 1µs or 0.5µs by configuring 'SW\_BLK' in Dev\_config1 register.
- t<sub>phase\_shift</sub> is the PWM phase shift time, which equal to 0 or 125ns by configuring 'PWM\_Phase\_Shift' in Dev\_config1 register.

Total display time for one complete sub-period is t<sub>sub\_period</sub> and can be calculated by the following equation:

$$t_{\text{sub\_period}} = t_{\text{line\_switch}} \times \text{Scan\_line\#}$$
 (2)

· Scan line# is the scan line number determined by 'Max Line Num' in Dev initial register.

The time-multiplexing matrix scheme time diagram is shown in Figure 7-3. The t<sub>CS\_ON\_Shift</sub> is the current sink turning on shift by configuring 'CS\_ON\_Shift' bit in Dev\_config1 register.




Figure 7-3. Time-Multiplexing Matrix Timing Diagram

The LP5867 device implements de-ghosting and low brightness compensation to remove the side effects of matrix topology:

- **De-ghosting**: Both upside de-ghosting and downside de-ghosting are implemented to eliminate the LED's unexpected weak turn-on.
  - Upside\_de-ghosting: discharge each scan line during blank state. By configuring the 'Up\_Deghost' in
     Dev config3 register, the LP5867 discharges and clamps the scan line switch to a certain voltage.
  - Downside\_deghosting: pre-charge each current sink voltage during blank state. The de-ghosting capability can be adjusted through the 'Down Deghost' in Dev config3 register.
- Low Brightness Compensation: three groups compensation are implemented to overcome the colorshift and non-uniformity in low brightness conditions. The compensation capability can be through 'Comp\_Group1', 'Comp\_Group2', and 'Comp\_Group3' in Dev\_config2 register.
  - Compensation group 1: CSR0, CSR1.
  - Compensation group 2: CSG0, CSG1.
  - Compensation group 3: CSB0, CSB1.

Submit Document Feedback

#### 7.3.2 Analog Dimming (Current Gain Control)

Analog dimming of LP5867 is achieved by configuring the current gain control. There are several methods to control the current gain of each LED.

- · Global 3-bits Maximum Current (MC) setting without external resistor
- 3 Groups of 7-bits Color Current (CC) setting
- Individual 8-bit Dot Current (DC) setting

#### **Note**

When setting to small output current in low brightness situation, adjusting MC to a small value firstly can get smaller output saturation voltage.

### 7.3.2.1 Global 3-Bits Maximum Current (MC) Setting

The MC is used to set the maximum current I<sub>OUT\_MAX</sub> for each current sink, and this current is the maximum peak current for each LED dot. The MC can be set with 7 steps from 3 mA to 50 mA. When the device is powered on, the MC data is set to default value, which is 15 mA.

For data refresh Mode 1, MC data is effective immediately after new data is updated. For Mode 2 and Mode 3, to avoid unexpected MC data change during high speed data refreshing, MC data must be changed when all channels are off and new MC data is only updated when the 'Chip\_EN' bit in Chip\_en register is set to 0, and after the 'Chip\_EN' returns to 1, the new MC data is effective. 'Down\_Deghost' and 'Up\_Deghost' in Dev\_config3 work in the similar way with MC.

Table 7-1. Maximum Current (MC) Register Setting

3-BITS MAXIMUM_C		I <sub>OUT_MAX</sub>
Binary	Decimal	mA
000	0	3
001	1	5
010	2	10
011 (Default)	3 (Default)	15 (Default)
100	4	20
101	5	30
110	6	40
111	7	50



# 7.3.2.2 3 Groups of 7-Bits Color Current (CC) Setting

The LP5867 device is able to adjust the output current of three color groups separately. For each color, the device has 7-bits data in 'CC\_Group1', 'CC\_Group2', and 'CC\_Group3'. Thus, all color group currents can be adjusted in 128 steps from 0% to 100% of the maximum output current, I<sub>OUT\_MAX</sub>.

The 18 current sinks have fixed mapping to the three color groups:

- CC-Group 1: CSR0, CSR1.
- CC-Group 2: CSG0, CSG1.
- CC-Group 3: CSB0, CSB1.

Table 7-2. 3 Groups of 7-bits Color Current (CC) Setting

7-BITS CC_GROUP1/CC_GRO	•	RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub>
Binary	Decimal	%
000 0000	0	0
000 0001	1	0.79
000 0010	2	1.57
100 0000 (default)	64 (default)	50.4 (default)
111 1101	125	98.4
111 1110	126	99.2
111 1111	127	100

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: LP5867

# 7.3.2.3 Individual 8-bit Dot Current (DC) Setting

The LP5867 can individually adjust the output current of each LED by using dot current function through DC setting. The device allows the brightness deviations of the LEDs to adjusted be individually. Each output DC is programmed with an 8-bit depth, so the value can be adjusted with 256 steps within the range from 0% to 100% of ( $I_{OUT\ MAX} \times CC/127$ ).

Table 7-3. Individual 8-bit Dot Current (DC) Setting

8-BIT DC F	REGISTER	RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub> × CC/127
Binary	Decimal	%
0000 0000	0	0
0000 0001	1	0.39
0000 0010	2	0.78
1000 0000 (Default)	128 (Default)	50.2 (Default)
1111 1101	253	99.2
1111 1110	254	99.6
1111 1111	255	100

In summary, the current gain of each current sink can be calculated as below:

$$I_{OUT}$$
 (mA) =  $I_{OUT\ MAX} \times (CC/127) \times (DC/255)$  (3)

For time-multiplexing scan scheme, if the scan number is N, each LED dot's average current  $I_{AVG}$  is shown as below:

$$I_{AVG} (mA) = I_{OUT}/N = I_{OUT MAX} \times (CC/127) \times (DC/255)/N$$
(4)

#### 7.3.3 PWM Dimming

There are several methods to control the PWM duty cycle of each LED dot.

#### 7.3.3.1 Individual 8-Bit / 16-Bit PWM for Each LED Dot

Every LED has an individual 8-bit or 16-bit PWM register that is used to change the LED brightness by PWM duty. The LP5867 uses an enhanced spectrum PWM (ES-PWM) algoithm to achieve 16-bit depth with high refresh rate and this can avoid flicker under high speed camera. Comparing with conventional 8-bit PWM, 16-bit PWM can help to achieve ultimate high dimming resolution in LED animation applications.

### 7.3.3.2 Programmable Groups of 8-Bit PWM Dimming

The group PWM Control is used to select LEDs into 1 to 3 groups while each group has a separate register for PWM control. Every LED has 2-bit selection in LED\_DOT\_GROUP Registers (x = 0, 1, ..., 34) to select whether the LED dot belongs to one of the three groups or not:

- · 00: not a member of any group
- 01: member of group 1
- 10: member of group 2
- 11: member of group 3

### 7.3.3.3 8-Bit PWM for Global Dimming

The Global PWM Control function affects all LEDs simultaneously.

The final PWM duty cycle can be calculated as below:

$$PWM_{\text{Final}(8-\text{bit})} = PWM_{\text{Individual}(8-\text{bit})} \times PWM_{\text{Group}(8-\text{bit})} \times PWM_{\text{Global}(8-\text{bit})}$$
(5)

The LP5867 supports 125kHz or 62.5kHz PWM output frequency. The PWM frequency is selected by configuring the 'PWM\_Fre' in Dev\_initial register. An internal 32MHz oscillator is used for generating PWM outputs. The oscillator's high accuracy design ( $f_{OSC\_ERR} \le \pm 3\%$ ) enables a better synchronization if multiple LP5867 devices are connected together.

A PWM phase-shifting scheme is implemented in each current sink to avoid the current overshot when turning on simultaneously. As the LED drivers are not activated simultaneously, the peak load current from the pre-stage power supply is significantly decreased. This scheme also reduces input-current ripple and ceramic-capacitor audible ringing. LED drivers are grouped into three different phases. By configuring the 'PWM\_Phase\_Shift' in Dev\_config1 register, which is default off, the LP5867 supports  $t_{phase\_shift}$  = 125ns shifting time shown in Figure 7-4.

- Phase 1: CSR0, CSR1.
- Phase 2: CSG0, CSG1.
- Phase 3: CSB0, CSB1.




Figure 7-4. Phase Shift

To avoid high current sinks output ripple during line switching, current sinks can be configured to turn on with 1 clock delay (62.5ns or 31.25ns according to the PWM frequency) after lines turn on, as shown in Figure 7-3. This function can be configured by 'CS\_ON\_Shift' in Dev\_config1 register.

The LP5867 allows users to configure the dimming scale either exponentially (Gamma Correction) or linearly through the 'PWM\_Scale\_Mode' in Dev\_config1 register. If a human-eye-friendly dimming curve is desired, using the internal fixed exponential scale is an easy approach. If a special dimming curve is desired, using the linear scale with software correction is recommended. The LP5867 supports both linear and exponential dimming curves under 8-bit and 16-bit PWM depth. Figure 7-5 is an example of 8-bit PWM depth.




Figure 7-5. Linear and Exponential Dimming Curves

In summary, the PWM control method is illustrated as Figure 7-6:




Figure 7-6. PWM Control Scheme

#### 7.3.4 ON and OFF Control

The LP5867 device supports the individual ON and OFF control of each LED. For indication purpose, users can turn on and off the LED directly by writing 1-bit ON and OFF data to the corresponding Dot\_onoffx (x = 0, 1, ...,) register.

#### 7.3.5 Data Refresh Mode

The LP5867 supports three data refresh modes: Mode 1, Mode 2, and Mode 3, by configuring 'Data\_Ref\_Mode' in Dev\_initial register.

**Mode 1**: 8-bit PWM data without VSYNC command. Data is sent out for display instantly after received. With Mode1, users can refresh the corresponding dots' data only instead of updating the whole SRAM. It is called 'on demand data refresh', which can save the total data volume effectively. As shown in Figure 7-7, the red LED dots can be refreshed after sending the corresponding data while the others kept the same with last frame.




Figure 7-7. On Demand Data Refresh - Mode 1

**Mode 2**: 8-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

**Mode 3**: 16-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

Frame control is implemented in Mode 2 and Mode 3. Instead of refreshing the output instantly after data is received (Mode 1), the device holds the data and refreshes the whole frame data by a fixed frame rate,  $f_{VSYNC}$ . Usually, 24Hz, 50Hz, 60Hz, 120Hz or even higher frame rate is selected to achieve vivid animation effects. Whole SRAM Data Refresh is shown in Figure 7-8, a new frame is updated after receiving the VSYNC command.




Figure 7-8. Whole SRAM Data Refresh

Comparing with Mode 1, Mode 2 and Mode 3 provide a better synchronization when multiple LP5867 devices used together. A high-level pulse width longer than  $t_{SYNC\_H}$  is required at the beginning of each VSYNC frame. Figure 7-9 shows the VSYNC connections and Figure 7-10 shows the timing requirements.




Figure 7-9. Multiple Devices Sync




Figure 7-10. VSYNC Timing

Table 8-4 is the summary of the 3 data refresh modes.

Table 7-4. Data Refresh Mode

MODE TYPE	PWM RESOLUTION	PWM OUTPUT	EXTERNAL VSYNC		
Mode 1	8 Bits	Data update instantly	No		
Mode 2	8 Bits	Data undata by frama	Yes		
Mode 3	16 Bits	Data update by frame	res		

### 7.3.6 Full Addressable SRAM

SRAM is implemented inside the LP5867 device to support data writing and reading at the same time.

Although data refresh mechanisms are not the same for Mode 1 and Mode 2/3, the data writing and reading follow the same method. Uses can update partial of the SRAM data only or the whole SRAM page simultaneously. The LP5867 supports auto-increment function to minimize data traffic and increase data transfer efficiency.

Please be noted that 16-bit PWM (Mode 3) and 8-bit PWM (Mode 1 and Mode 2) are assigned with different SRAM addresses.

# 7.3.7 Protections and Diagnostics

### 7.3.7.1 LED Open Detection

The LP5867 includes LED open detection (LOD) for the fault caused by any opened LED dot. The threshold for LED open is 0.25V typical. LED open detection is only performed when PWM  $\geq$  25 (Mode 1 and Mode 2) or PWM  $\geq$  6400 (Mode 3) and voltage on CSn is detected lower than open threshold for continuously 4 sub-periods.

Figure 7-11 shows the detection circuit of LOD function. When open fault is detected, 'Global\_LOD' bit in Fault\_state register is set to 1 and detailed fault state for each LED is also monitored in register Dot\_lodx (x = 0, 1, ..., 20). All open fault indicator bits can be cleared by setting LOD\_clear = 0Fh after the open condition is removed.

LOD removal function can be enabled by setting 'LOD\_removal' bit in Dev\_config2 register to 1. This function turns off the current sink of the open channel when scanning to the line where the opened LED is included.




Figure 7-11. LOD Circuits

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

#### 7.3.7.2 LED Short Detection

The LP5867 includes LED short detection (LSD) for the fault caused by any shorted LED. Threshold for channel short is (VLED - 1) V typical. LED short detection only performed when PWM  $\geq$  25 (Mode 1 and Mode 2) or PWM  $\geq$  6400 (Mode 3) and voltage on CSn is detected higher than short threshold for continuously 4 sub-periods. As there is parasitic capacitance for the current sink, to make sure the LSD result is correct, setting the LED current higher than 0.5mA is recommended.

The image below shows the detection circuit of LSD function. When short fault is detected, 'Global\_LSD bit' in Fault\_state register is set to 1 and detailed fault state for every channel are also monitored in register Dot\_lsdx (x = 0, 1, ..., 20). All short fault indicator bits can be cleared by setting LSD\_clear = 0Fh after the short condition is removed.

LSD removal function can be enabled by setting 'LSD\_removal' bit in Dev\_config2 register to 1. This function turns off the upside deghosting function of the scan line where short LED is included.




Figure 7-12. LSD Circuit

#### 7.3.7.3 Thermal Shutdown

The LP5867 device implements thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 160°C (typical) and above, the device switches into shutdown mode. The LP5867 exits thermal shutdown when the junction temperature of the device drops to 145°C (typical) and below.

# 7.3.7.4 UVLO (Under Voltage Lock Out)

The LP5867 has an internal comparator that monitors the voltage at VCC. When VCC is below  $V_{UVF}$ , reset is active and the LP5867 enters INITIALIZATION state.



#### 7.4 Device Functional Modes




Figure 7-13. Device Functional Modes

- SHUTDOWN: The device enters into SHUTDOWN mode from all states on VCC power up or EN pin is low.
- HARDWARE POR: The device enters into HARDWARE POR when Enable pin is high or VCC fall under V<sub>UVF</sub> causing UVLO=H from all states.
- SOFTWARE RESET: The device enters into SOFTWARE RESET mode when VCC rise higher than V<sub>UVR</sub> with the time t > t<sub>POR\_H</sub>. In this mode, all the registers are reset. Entry can also be from any state when the RESET (register) = FFh or UVLO is low.
- STANDBY: The device enters the STANDBY mode when Chip\_EN (register) = 0. In this mode, device enters into low power mode, but the I<sup>2</sup>C/SPI are still available for Chip\_EN only and the registers' data are retained.
- NORMAL: The device enters the NORMAL mode when 'Chip EN' = 1 with the time t > t<sub>CHIP EN</sub>.
- THERMAL SHUTDOWN: The device automatically enters the THERMAL SHUTDOWN mode when the
  junction temperature exceeds 160°C (typical). If the junction temperature decreases below 145°C (typical),
  the device returns to the NORMAL mode.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 7.5 Programming

#### 7.5.1 Interface Selection

The LP5867 supports two communication interfaces: I<sup>2</sup>C and SPI. If IFS is high, ithe device enters into SPI mode. If IFS is low, the device enters into I<sup>2</sup>C mode.

**Table 7-5. Interface Selection** 

INTERFACE TYPE	ENTRY CONDITION
I <sup>2</sup> C	IFS = Low
SPI	IFS = High

### 7.5.2 I<sup>2</sup>C Interface

The LP5867 is compatible with I<sup>2</sup>C standard specification. The device supports both fast mode (400KHz maximum) and fast plus mode (1MHz maximum).

#### 7.5.2.1 I<sup>2</sup>C Data Transactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge after every byte rule. When the leader is the receiver, it must indicate to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out of the follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the SDA line is not pulled down.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

### 7.5.2.2 I<sup>2</sup>C Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which are divided into 5-bits of the chip address, 2 higher bits of the register address, and 1 read/write bit. The other 8 lower bits of register address are put in Address Byte 2. The device supports both independent mode and broadcast mode. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

Table 7-6. I<sup>2</sup>C Data Format

Address Byte1		(	Chip Address		Register	R/W							
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Independent	1	0	0	ADDR1	ADDR0	9 <sup>th</sup> bit	8 <sup>th</sup> bit	R: 1 W: 0					
Broadcast	1	0	1	0	1	— 9 <sup>41</sup> bit	O., DIL	K. I W. U					
		Register Address											
Address Byte2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit	1 <sup>th</sup> bit	0 <sup>th</sup> bit					




Figure 7-14. I<sup>2</sup>C Write Timming




Figure 7-15. I<sup>2</sup>C Read Timing

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *LP5867* 

# 7.5.2.3 Multiple Devices Connection

The LP5867 enters into  $I^2C$  mode if IFS is connected to GND. The ADDR0/1 pin is used to select the unique  $I^2C$  follower address for each device. The SCL and SDA lines must each have a pullup resistor (4.7K $\Omega$  for 400KHz, 2K $\Omega$  for 1MHz) placed somewhere on the line and remain HIGH even when the bus is idle. VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. Up to four LP5867 follower devices can share the same  $I^2C$  bus by the different ADDR configurations.




Figure 7-16. I<sup>2</sup>C Multiple Devices Connection

# 7.5.3 Programming

#### 7.5.3.1 SPI Data Transactions

MISO output is normally in a high impedance state. When the follower-select pin SS for the device is active (low) the MISO output is pulled low for read only. During write cycle MISO stays in high-impedance state. The follower-select signal SS must be low during the cycle transmission. SS resets the interface when high. Data is clocked in on the rising edge of the SCLK clock signal, while data is clocked out on the falling edge of SCLK.

### 7.5.3.2 SPI Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which contains 8 higher bits of the register address. The Address Byte 2 is started with 2 lower bits of the register address and 1 read/write bit. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

**Table 7-7. SPI Data Format** 

Address Byte1	Register Address											
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	9 <sup>th</sup> bit	8 <sup>th</sup> bit	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit				
Address Byte2	Register	Address						,				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	1 <sup>th</sup> bit	0 <sup>th</sup> bit	R: 0 W: 1	Don't Care								



Figure 7-17. SPI Write Timing




Figure 7-18. SPI Read Timing

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 7.5.3.3 Multiple Devices Connection

The device enters into SPI mode if IFS is pulled high to VIO through a pullup resistor( $4.7K\Omega$  recommended). VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. In SPI mode host can address as many devices as there are follower select pins on host.




Figure 7-19. SPI Multiple Devices Connection



# 7.6 Register Maps

This section provides a summary of the register maps. For detailed register functions and descriptions, please refer to *LP5867 7x6 LED Matrix Driver Register Maps* .

Table 7-8. Register Section/Block Access Type Codes

Table 1-0. Register Occitor/Block Access Type Codes								
Access Type	Code	Description						
Read Type		'						
R	R	Read						
RC	R	Read						
	С	to Clear						
R-0	R	Read						
	-0	Returns 0						
Write Type	<u>'</u>							
W	W	Write						
W0CP	W	W						
	0C	0 to clear						
	P	Requires privileged access						
Reset or Default Value								
-n		Value after reset or the default value						

Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Chip_en	000h	R/W				Reserved				Chip_EN	00h
Dev_initial	001h	R/W	Reserved	erved Max_Line_Num Data_Ref_Mode PW				PWM_Fre	5Eh		
Dev_config1	002h	R/W	Reserved	Reserved	Reserved	Reserved	SW_BLK	PWM_Sc ale_Mode	PWM_Ph ase_Shift	CS_ON_ Shift	00h
Dev_config2	003h	R/W	Comp_	Group3	Comp_	Group2	Comp_	Group1	LOD_rem oval	LSD_rem oval	00h
Dev_config3	004h	R/W	Down_[	_Deghost			Ма	ximum_Cur	Up_Degh ost_enabl e	47h	
Global_bri	005h	R/W				PWM_	Global				FFh
Group0_bri	006h	R/W				PWM_	Group1				FFh
Group1_bri	007h	R/W				PWM_	Group2				FFh
Group2_bri	008h	R/W				PWM_	Group3				FFh
R_current_set	009h	R/W	Reserved				CC_Group1				40h
G_current_set	00Ah	R/W	Reserved				CC_Group2	2			40h
B_current_set	00Bh	R/W	Reserved				CC_Group3	3			40h
Dot_grp_sel0	00Ch	R/W		Rese	erved		Dot L0-C	GO group	Dot L0-C	SR0 group	00h
Dot_grp_sel1	00Dh	R/W				Rese	erved				00h
Dot_grp_sel2	00Eh	R/W		Rese	erved		Dot L0-C	SR1 group	Dot L0-C	SB0 group	00h
Dot_grp_sel3	00Fh	R/W				Rese	erved				00h
Dot_grp_sel4	010h	R/W		Rese	erved		Dot L0-C	SB1 group	Dot L0-C	SG1 group	00h
Dot_grp_sel5	011h	R/W		Rese	erved		Dot L1-C	GO group	Dot L1-C	SR0 group	00h
Dot_grp_sel6	012h	R/W				Rese	erved				00h
Dot_grp_sel7	013h	R/W		Rese	erved		Dot L1-C	SR1 group	Dot L1-C	SB0 group	00h
Dot_grp_sel8	014h	R/W				Rese	erved				00h
Dot_grp_sel9	015h	R/W		Rese	erved		Dot L1-C	SB1 group	Dot L1-CS	SG1 group	00h
Dot_grp_sel10	016h	R/W		Rese	erved		Dot L2-C	SG0 group	Dot L2-C	SR0 group	00h

Product Folder Links: *LP5867* 



www.ti.com

Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
Dot_grp_sel11	017h	R/W					Rese	erved			ı	00h
Dot_grp_sel12	018h	R/W		Res	erved			Dot L2-C	SR1 group	Dot L2-C	SB0 group	00h
Dot_grp_sel13	019h	R/W					Rese	erved		1		00h
Dot_grp_sel14	01Ah	R/W		Res	erved			Dot L2-C	SB1 group	Dot L2-C	SG1 group	00h
Dot_grp_sel15	01Bh	R/W		Res	erved			Dot L3-C	SG0 group	Dot L3-C	SR0 group	00h
Dot_grp_sel16	01Ch	R/W					Rese	erved				00h
Dot_grp_sel17	01Dh	R/W		Res	erved			Dot L3-C	SR1 group	Dot L3-C	SB0 group	00h
Dot_grp_sel18	01Eh	R/W					Rese	erved				00h
Dot_grp_sel19	01Fh	R/W		Res	erved			Dot L3-C	SB1 group	Dot L3-C	SG1 group	00h
Dot_grp_sel20	020h	R/W		Res	erved			Dot L4-C	SG0 group	Dot L4-C	SR0 group	00h
Dot_grp_sel21	021h	R/W					Rese	erved				00h
Dot_grp_sel22	022h	R/W		Res	erved			Dot L4-C	SR1 group	Dot L4-C	SB0 group	00h
Dot_grp_sel23	023h	R/W					Rese	erved				00h
Dot_grp_sel24	024h	R/W		Res	erved			Dot L4-C	SB1 group	Dot L4-CS	SG1 group	00h
Dot_grp_sel25	025h	R/W		Res	erved			Dot L5-C	SG0 group	Dot L5-C	SR0 group	00h
Dot_grp_sel26	026h	R/W					Rese	erved				00h
Dot_grp_sel27	027h	R/W		Res	erved			Dot L5-C	SR1 group	Dot L5-C	SB0 group	00h
Dot_grp_sel28	028h	R/W					Rese	erved		<u>'</u>		00h
Dot_grp_sel29	029h	R/W		Res	erved			Dot L5-C	SB1 group	Dot L5-C	SG1 group	00h
Dot_grp_sel30	02Ah	R/W		Res	erved			Dot L6-C	SG0 group	Dot L6-C	SR0 group	00h
Dot_grp_sel31	02Bh	R/W					Rese	erved		1		00h
Dot_grp_sel32	02Ch	R/W		Res	erved			Dot L6-C	SR1 group	Dot L6-C	SB0 group	00h
Dot_grp_sel33	02Dh	R/W					Rese	erved		1		00h
Dot_grp_sel34	02Eh	R/W		Res	erved			Dot L6-C	SB1 group	Dot L6-C	SG1 group	00h
Dot_onoff0	043h	R/W			Re	eserved				Dot L0- CSG0 onoff	Dot L0- CSR0 onoff	FFh
Dot_onoff1	044h	R/W			Re	eserved				Dot L0- CSR1 onoff	Dot L0- CSB0 onoff	FFh
Dot_onoff2	045h	R/W			Re	eserved				Dot L0- CSB1 onoff	Dot L0- CSG1 onoff	03h
Dot_onoff3	046h	R/W			Re	eserved				Dot L1- CSG0 onoff	Dot L1- CSR0 onoff	FFh
Dot_onoff4	047h	R/W			Re	eserved				Dot L1- CSR1 onoff	Dot L1- CSB0 onoff	FFh
Dot_onoff5	048h	R/W			Re	eserved				Dot L1- CSB1 onoff	Dot L1- CSG1 onoff	03h
Dot_onoff6	049h	R/W			Re	eserved				Dot L2- CSG0 onoff	Dot L2- CSR0 onoff	FFh
Dot_onoff7	04Ah	R/W			Re	eserved				Dot L2- CSR1 onoff	Dot L2- CSB0 onoff	FFh
Dot_onoff8	04Bh	R/W			Re	eserved				Dot L2- CSB1 onoff	Dot L2- CSG1 onoff	03h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_onoff9	04Ch	R/W			Res	served			Dot L3- CSG0 onoff	Dot L3- CSR0 onoff	FFh
Dot_onoff10	04Dh	R/W			Res	served			Dot L3- CSR1 onoff	Dot L3- CSB0 onoff	FFh
Dot_onoff11	04Eh	R/W			Res	served			Dot L3- CSB1 onoff	Dot L3- CSG1 onoff	03h
Dot_onoff12	04Fh	R/W			Res	served			Dot L4- CSG0 onoff	Dot L4- CSR0 onoff	FFh
Dot_onoff13	050h	R/W	Reserved						Dot L4- CSR1 onoff	Dot L4- CSB0 onoff	FFh
Dot_onoff14	051h	R/W			Res	served			Dot L4- CSB1 onoff	Dot L4- CSG1 onoff	03h
Dot_onoff15	052h	R/W			Res	served			Dot L5- CSG0 onoff	Dot L5- CSR0 onoff	FFh
Dot_onoff16	053h	R/W			Res	served			Dot L5- CSR1 onoff	Dot L5- CSB0 onoff	FFh
Dot_onoff17	054h	R/W	Reserved						Dot L5- CSB1 onoff	Dot L5- CSG1 onoff	03h
Dot_onoff18	055h	R/W	Reserved						Dot L6- CSG0 onoff	Dot L6- CSR0 onoff	FFh
Dot_onoff19	056h	R/W			Res	served			Dot L6- CSR1 onoff	Dot L6- CSB0 onoff	FFh
Dot_onoff20	057h	R/W			Res	served			Dot L6- CSB1 onoff	Dot L6- CSG1 onoff	03h
Fault_state	064h	R			Res	served			Global_L OD	Global_L SD	00h
Dot_lod0	065h	R			Res	served			Dot L0- CSG0 LOD	Dot L0- CSR0 LOD	00h
Dot_lod1	066h	R			Res	served			Dot L0- CSR1 LOD	Dot L0- CSB0 LOD	00h
Dot_lod2	067h	R			Res	served			Dot L0- CSB1 LOD	Dot L0- CSG1 LOD	00h
Dot_lod3	068h	R	Reserved					Dot L1- CSG0 LOD	Dot L1- CSR0 LOD	00h	
Dot_lod4	069h	R	Reserved						Dot L1- CSR1 LOD	Dot L1- CSB0 LOD	00h
Dot_lod5	06Ah	R			Res	served			Dot L1- CSB1 LOD	Dot L1- CSG1 LOD	00h



www.ti.com

Register Acronym	Address	Туре	D7 D6	D5	D4	D3	D2	D1	D0	Default
Dot_lod6	06Bh	R		F	Reserved			Dot L2- CSG0 LOD	Dot L2- CSR0 LOD	00h
Dot_lod7	06Ch	R		F	Reserved			Dot L2- CSR1 LOD	Dot L2- CSB0 LOD	00h
Dot_lod8	06Dh	R		ſ	Reserved			Dot L2- CSB1 LOD	Dot L2- CSG1 LOD	00h
Dot_lod9	06Eh	R		ſ	Reserved			Dot L3- CSG0 LOD	Dot L3- CSR0 LOD	00h
Dot_lod10	06Fh	R		ſ	Reserved			Dot L3- CSR1 LOD	Dot L3- CSB0 LOD	00h
Dot_lod11	070h	R		F	Reserved			Dot L3- CSB1 LOD	Dot L3- CSG1 LOD	00h
Dot_lod12	071h	R		F	Reserved			Dot L4- CSG0 LOD	Dot L4- CSR0 LOD	00h
Dot_lod13	072h	R		F	Reserved			Dot L4- CSR1 LOD	Dot L4- CSB0 LOD	00h
Dot_lod14	073h	R		F	Reserved			Dot L4- CSB1 LOD	Dot L4- CSG1 LOD	00h
Dot_lod15	074h	R		F	Reserved			Dot L5- CSG0 LOD	Dot L5- CSR0 LOD	00h
Dot_lod16	075h	R		F	Reserved			Dot L5- CSR1 LOD	Dot L5- CSB0 LOD	00h
Dot_lod17	076h	R		F	Reserved			Dot L5- CSB1 LOD	Dot L5- CSG1 LOD	00h
Dot_lod18	077h	R		F	Reserved			Dot L6- CSG0 LOD	Dot L6- CSR0 LOD	00h
Dot_lod19	078h	R		F	Reserved			Dot L6- CSR1 LOD	Dot L6- CSB0 LOD	00h
Dot_lod20	079h	R		F	Reserved			Dot L6- CSB1 LOD	Dot L6- CSG1 LOD	00h
Dot_lsd0	086h	R		F	Reserved			Dot L0- CSG0 LSD	Dot L0- CSR0 LSD	00h
Dot_lsd1	087h	R	Reserved						Dot L0- CSB0 LSD	00h
Dot_lsd2	088h	R		F	Reserved			Dot L0- CSB1 LSD	Dot L0- CSG1 LSD	00h
Dot_lsd3	089h	R		ſ	Reserved			Dot L1- CSG0 LSD	Dot L1- CSR0 LSD	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_lsd4	08Ah	R	Reserved							Dot L1- CSB0 LSD	00h
Dot_lsd5	08Bh	R			Res	erved			Dot L1- CSB1 LSD	Dot L1- CSG1 LSD	00h
Dot_lsd6	08Ch	R			Dot L2- CSG0 LSD	Dot L2- CSR0 LSD	00h				
Dot_lsd7	08Dh	R			Res	erved			Dot L2- CSR1 LSD	Dot L2- CSB0 LSD	00h
Dot_lsd8	08Eh	R	Reserved							Dot L2- CSG1 LSD	00h
Dot_lsd9	08Fh	R	Reserved							Dot L3- CSR0 LSD	00h
Dot_lsd10	090h	R			Res	erved			Dot L3- CSR1 LSD	Dot L3- CSB0 LSD	00h
Dot_lsd11	091h	R	Reserved							Dot L3- CSG1 LSD	00h
Dot_lsd12	092h	R	Reserved						Dot L4- CSG0 LSD	Dot L4- CSR0 LSD	00h
Dot_lsd13	093h	R	Reserved						Dot L4- CSR1 LSD	Dot L4- CSB0 LSD	00h
Dot_lsd14	094h	R	Reserved						Dot L4- CSB1 LSD	Dot L4- CSG1 LSD	00h
Dot_lsd15	095h	R	Reserved						Dot L5- CSG0 LSD	Dot L5- CSR0 LSD	00h
Dot_lsd16	096h	R	Reserved						Dot L5- CSR1 LSD	Dot L5- CSB0 LSD	00h
Dot_lsd17	097h	R	Reserved						Dot L5- CSB1 LSD	Dot L5- CSG1 LSD	00h
Dot_lsd18	098h	R	Reserved						Dot L6- CSG0 LSD	Dot L6- CSR0 LSD	00h
Dot_lsd19	099h	R	Reserved						Dot L6- CSR1 LSD	Dot L6- CSB0 LSD	00h
Dot_lsd20	09Ah	R	Reserved						Dot L6- CSB1 LSD	Dot L6- CSG1 LSD	00h
LOD_clear	0A7h	W	Reserved LOD_Clear								00h
LSD_clear	0A8h	W	Reserved LSD_Clear							00h	
Reset	0A9h	W	Reset							00h	
DC0	100h	R/W			LED dot		tting for Dot	L0-CSR0			80h
DC1	101h	R/W					tting for Dot				80h



### www.ti.com

Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default	
DC2	102h	R/W	Reserved								80h		
DC3	103h	R/W		Reserved									
DC4	104h	R/W		Reserved									
DC5	105h	R/W		Reserved									
DC6	106h	R/W				R	ese	rved				80h	
DC7	107h	R/W		Reserved									
DC8	108h	R/W		LED dot current setting for Dot L0-CSB0									
DC9	109h	R/W		LED dot current setting for Dot L0-CSR1									
DC10	10Ah	R/W		Reserved									
DC11	10Bh	R/W		Reserved									
DC12	10Ch	R/W						rved				80h	
DC13	10Dh	R/W						rved				80h	
DC14	10Eh	R/W						rved				80h	
DC15	10Fh	R/W						rved				80h	
DC16	110h	R/W				ot current s						80h	
DC17	111h	R/W				ot current						80h 80h	
DC18	112h	R/W		LED dot current setting for Dot L1-CSR0									
DC19	113h	R/W		LED dot current setting for Dot L1-CSG0									
DC20	114h	R/W		Reserved									
DC21	115h	R/W		Reserved									
DC22	116h	R/W		Reserved									
DC23	117h	R/W		Reserved									
DC24	118h	R/W		Reserved									
DC25	119h	R/W		Reserved								80h	
DC26	11Ah	R/W		LED dot current setting for Dot L1-CSB0								80h	
DC27	11Bh	R/W		LED dot current setting for Dot L1-CSR1								80h	
DC28	11Ch	R/W		Reserved								80h	
DC29 DC30	11Dh 11Eh	R/W R/W		Reserved							80h 80h		
DC30	11Fh	R/W		Reserved							80h		
		R/W		Reserved									
DC32	120h 121h	R/W		Reserved Reserved							80h 80h		
DC33	12111 122h	R/W		LED dot current setting for Dot L1-CSG1								80h	
DC34	123h	R/W		LED dot current setting for Dot L1-CSB1								80h	
DC36	123h	R/W		LED dot current setting for Dot L1-CSB1  LED dot current setting for Dot L2-CSR0								80h	
DC37	125h	R/W										80h	
DC38	126h	R/W		LED dot current setting for Dot L2-CSG0  Reserved								80h	
DC39	127h	R/W						rved				80h	
DC40	128h	R/W	Reserved							80h			
DC41	129h	R/W	Reserved							80h			
DC42	12Ah	R/W	Reserved							80h			
DC43	12Bh	R/W	Reserved							80h			
DC44	12Ch	R/W	LED dot current setting for Dot L2-CSB0							80h			
DC45	12Dh	R/W		LED dot current setting for Dot L2-CSR1							80h		
DC46	12Eh	R/W						rved				80h	

Product Folder Links: LP5867



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default	
DC47	12Fh	R/W					Rese	erved				80h	
DC48	130h	R/W		Reserved									
DC49	131h	R/W					Rese	erved				80h	
DC50	132h	R/W		Reserved									
DC51	133h	R/W					Rese	erved				80h	
DC52	134h	R/W			LED	dot current	t sett	ing for Do	ot L2-CSG1			80h	
DC53	135h	R/W							ot L2-CSB1			80h	
DC54	136h	R/W			LED	dot curren	t sett	ing for Do	ot L3-CSR0			80h	
DC55	137h	R/W			LED	dot current	t sett	ing for Do	ot L3-CSG0			80h	
DC56	138h	R/W					Rese	erved				80h	
DC57	139h	R/W					Rese	erved				80h	
DC58	13Ah	R/W					Rese	erved				80h	
DC59	13Bh	R/W					Rese	erved				80h	
DC60	13Ch	R/W					Rese	erved				80h	
DC61	13Dh	R/W					Rese	erved				80h	
DC62	13Eh	R/W			LED	dot curren	t sett	ing for Do	ot L3-CSB0			80h	
DC63	13Fh	R/W							ot L3-CSR1			80h	
DC64	140h	R/W						erved				80h	
DC65	141h	R/W					Rese	erved				80h	
DC66	142h	R/W					Rese	erved				80h	
DC67	143h	R/W					Rese	erved				80h	
DC68	144h	R/W						erved				80h	
DC69	145h	R/W						erved				80h	
DC70	146h	R/W			LED	dot current	t sett	ing for Do	ot L3-CSG1			80h	
DC71	147h	R/W							ot L3-CSB1			80h	
DC72	148h	R/W							ot L4-CSR0			80h	
DC73	149h	R/W							ot L4-CSG0			80h	
DC74	14Ah	R/W						erved				80h	
DC75	14Bh	R/W					Rese	erved				80h	
DC76	14Ch	R/W					Rese	erved				80h	
DC77	14Dh	R/W					Rese	erved				80h	
DC78	14Eh	R/W						erved				80h	
DC79	14Fh	R/W						erved				80h	
DC80	150h	R/W			LED	dot curren	t sett	ing for Do	ot L4-CSB0			80h	
DC81	151h	R/W							ot L4-CSR1			80h	
DC82	152h	R/W						erved				80h	
DC83	153h	R/W						erved				80h	
DC84	154h	R/W						erved				80h	
DC85	155h	R/W						erved				80h	
DC86	156h	R/W					Rese	erved				80h	
DC87	157h	R/W						erved				80h	
DC88	158h	R/W			LED				ot L4-CSG1			80h	
DC89	159h	R/W							ot L4-CSB1			80h	
DC90	15Ah	R/W							ot L5-CSR0			80h	
DC91	15Bh	R/W							t L5-CSG0			80h	



Register	Address	Type	D7	D6	D5	D4	D3	D2	D1	D0	Default
Acronym		Туре	D7	D6	D5			DZ	וטו	D0	
DC92	15Ch	R/W					erved				80h
DC93	15Dh	R/W					erved				80h
DC94 DC95	15Eh	R/W R/W					erved				80h 80h
DC95	15Fh 160h	R/W					erved				80h
DC90	161h	R/W					erved				80h
DC98	162h	R/W			I FD do	t current set		1.5-CSB0			80h
DC99	163h	R/W				t current set					80h
DC100	164h	R/W					erved				80h
DC101	165h	R/W				Res	erved				80h
DC102	166h	R/W				Res	erved				80h
DC103	167h	R/W				Res	erved				80h
DC104	168h	R/W				Res	erved				80h
DC105	169h	R/W				Res	erved				80h
DC106	16Ah	R/W			LED do	t current set	ting for Dot	L5-CSG1			80h
DC107	16Bh	R/W			LED do	t current se	tting for Dot	L5-CSB1			80h
DC108	16Ch	R/W			LED do	t current set	tting for Dot	L6-CSR0			80h
DC109	16Dh	R/W			LED do	t current set	ting for Dot	L6-CSG0			80h
DC110	16Eh	R/W				Res	erved				80h 80h
DC111	16Fh	R/W		Reserved							
DC112	170h	R/W					erved				80h
DC113	171h	R/W					erved				80h
DC114	172h	R/W					erved				80h
DC115 DC116	173h 174h	R/W R/W			ا ۵۲ م		erved	L C CCDO			80h 80h
DC116 DC117	174n 175h	R/W				t current set					80h
DC117	175h	R/W			LED do		erved	LO-CONT			80h
DC119	170h	R/W					erved				80h
DC120	178h	R/W					erved				80h
DC121	179h	R/W					erved				80h
DC122	17Ah	R/W					erved				80h
DC123	17Bh	R/W					erved				80h
DC124	17Ch	R/W			LED do	t current set	ting for Dot	L6-CSG1			80h
DC125	17Dh	R/W			LED do	t current se	tting for Dot	L6-CSB1			80h
pwm_bri0	200h	R/W	8-bits	PWM for I	Oot L0-CSR	0 OR 16-bit	s PWM low	er 8 bits [7:0	)] for Dot	L0-CSR0	00h
pwm_bri1	201h	R/W	8-bits	PWM for D	ot L0-CSG0	OR 16-bits	PWM high	er 8 bits [15	:8] for Do	t L0-CSR0	00h
pwm_bri2	202h	R/W			16-bits PW	M lower 8 b	its [7:0] for	Dot L0-CSG	60		00h
pwm_bri3	203h	R/W			16-bits PWN	/I higher 8 b	its [15:8] for	Dot L0-CS	G0		00h
pwm_bri4	204h	R/W					erved				00h
pwm_bri5	205h	R/W					erved				00h
pwm_bri6	206h	R/W					erved				00h
pwm_bri7	207h	R/W			-		erved	000			00h
pwm_bri8	208h	R/W				bits PWM fo					00h
pwm_bri9	209h	R/W			8-	bits PWM fo		SK1			00h
pwm_bri10	20Ah	R/W				Res	erved				00h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
pwm_bri11	20Bh	R/W				F	Rese	rved				00h
pwm_bri12	20Ch	R/W				F	Rese	rved				00h
pwm_bri13	20Dh	R/W				F	Rese	rved				00h
pwm_bri14	20Eh	R/W				F	Rese	rved				00h
pwm_bri15	20Fh	R/W				F	Rese	rved				00h
pwm_bri16	210h	R/W	8-bits	PWM for [	Oot L0-CSG	91 OR 16	-bits	PWM lowe	er 8 bits [7:0	] for Dot l	_0-CSB0	00h
pwm_bri17	211h	R/W	8-bits	PWM for D	ot L0-CSB1	1 OR 16-k	oits P	PWM highe	r 8 bits [15:	8] for Dot	L0-CSB0	00h
pwm_bri18	212h	R/W	8-bits	PWM for I	Dot L1-CSR	RO OR 16-	-bits	PWM lowe	er 8 bits [7:0	] for Dot L	_0-CSR1	00h
pwm_bri19	213h	R/W	8-bits	PWM for D	ot L1-CSG(				er 8 bits [15:	8] for Dot	L0-CSR1	00h
pwm_bri20	214h	R/W				F	Rese	rved				00h
pwm_bri21	215h	R/W					Rese					00h
pwm_bri22	216h	R/W					Rese					00h
pwm_bri23	217h	R/W					Rese					00h
pwm_bri24	218h	R/W					Rese					00h
pwm_bri25	219h	R/W					Rese					00h
pwm_bri26	21Ah	R/W			8	-bits PWI	M for	Dot L1-CS	SB0			00h
pwm_bri27	21Bh	R/W			8			Dot L1-CS	SR1			00h
pwm_bri28	21Ch	R/W					Rese					00h
pwm_bri29	21Dh	R/W					Rese					00h
pwm_bri30	21Eh	R/W				F	Rese	rved				00h
pwm_bri31	21Fh	R/W					Rese					00h
pwm_bri32	220h	R/W							Oot L0-CSG			00h
pwm_bri33	221h	R/W							Dot L0-CS			00h
pwm_bri34	222h	R/W							er 8 bits [7:0	-		00h
pwm_bri35	223h	R/W							r 8 bits [15:			00h
pwm_bri36	224h	R/W							er 8 bits [7:0			00h
pwm_bri37	225h	R/W	8-bits	PWM for D					er 8 bits [15:	-	L1-CSR0	00h
pwm_bri38	226h	R/W							Oot L1-CSG			00h
pwm_bri39	227h	R/W			16-bits PWI			• •	Dot L1-CS	<b>3</b> 0		00h
pwm_bri40	228h	R/W					Rese					00h
pwm_bri41	229h	R/W					Rese					00h
pwm_bri42	22Ah	R/W					Rese					00h
pwm_bri43	22Bh	R/W					Rese					00h
pwm_bri44	22Ch	R/W						Dot L2-CS				00h
pwm_bri45	22Dh	R/W			8			Dot L2-CS	SR1			00h
pwm_bri46	22Eh	R/W					Rese					00h
pwm_bri47	22Fh	R/W					Rese					00h
pwm_bri48	230h	R/W					Rese					00h
pwm_bri49	231h	R/W					Rese					00h
pwm_bri50	232h	R/W					Rese					00h
pwm_bri51	233h	R/W					Rese					00h
pwm_bri52	234h	R/W							er 8 bits [7:0	-		00h
pwm_bri53	235h	R/W							r 8 bits [15:	-		00h
pwm_bri54	236h	R/W							er 8 bits [7:0			00h
pwm_bri55	237h	R/W	8-bits	PWM for D	ot L3-CSG(	OR 16-k	bits F	WM highe	r 8 bits [15:	8] for Dot	L1-CSR1	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2		D1	D0	Default
pwm_bri56	238h	R/W				F	eserved			<u> </u>		00h
pwm_bri57	239h	R/W				F	eserved					00h
pwm_bri58	23Ah	R/W				F	eserved					00h
pwm_bri59	23Bh	R/W				F	eserved					00h
pwm_bri60	23Ch	R/W				F	eserved					00h
pwm_bri61	23Dh	R/W				F	eserved					00h
pwm_bri62	23Eh	R/W				8-bits PWN	1 for Dot L3	3-CSB0				00h
pwm_bri63	23Fh	R/W				8-bits PWN	1 for Dot L3	3-CSR1				00h
pwm_bri64	240h	R/W				F	eserved					00h
pwm_bri65	241h	R/W				F	eserved					00h
pwm_bri66	242h	R/W				F	eserved					00h
pwm_bri67	243h	R/W				F	eserved					00h
pwm_bri68	244h	R/W			16-bits F	PWM lower 8	B bits [7:0]	for Dot L	1-CSG	61		00h
pwm_bri69	245h	R/W			16-bits P	WM higher 8	8 bits [15:8]	for Dot L	_1-CS	G1		00h
pwm_bri70	246h	R/W	8-bits	PWM for	r Dot L3-C	SG1 OR 16-	bits PWM	ower 8 b	its [7:0	)] for Dot I	L1-CSB1	00h
pwm_bri71	247h	R/W	8-bits	PWM for	Dot L3-CS	B1 OR 16-b	its PWM h	gher 8 bi	ts [15	:8] for Dot	L1-CSB1	00h
pwm_bri72	248h	R/W	8-bits	PWM for	r Dot L4-C	SR0 OR 16-	bits PWM I	ower 8 b	its [7:0	)] for Dot l	_2-CSR0	00h
pwm_bri73	249h	R/W	8-bits	PWM for	Dot L4-CS	G0 OR 16-b	its PWM h	igher 8 bi	ts [15	:8] for Dot	L2-CSR0	00h
pwm_bri74	24Ah	R/W		16-bits PWM lower 8 bits [7:0] for Dot L2-CSG0								
pwm_bri75	24Bh	R/W		16-bits PWM higher 8 bits [15:8] for Dot L2-CSG0								
pwm_bri76	24Ch	R/W		Reserved								
pwm_bri77	24Dh	R/W				F	eserved					00h
pwm_bri78	24Eh	R/W				F	eserved					00h
pwm_bri79	24Fh	R/W				F	eserved					00h
pwm_bri80	250h	R/W				8-bits PWN	1 for Dot L	I-CSB0				00h
pwm_bri81	251h	R/W				8-bits PWN	1 for Dot L4	I-CSR1				00h
pwm_bri82	252h	R/W				F	eserved					00h
pwm_bri83	253h	R/W				F	eserved					00h
pwm_bri84	254h	R/W				F	eserved					00h
pwm_bri85	255h	R/W				F	eserved					00h
pwm_bri86	256h	R/W				F	eserved					00h
pwm_bri87	257h	R/W				F	eserved					00h
pwm_bri88	258h	R/W	8-bits	PWM for	r Dot L4-C	SG1 OR 16-	bits PWM	ower 8 b	its [7:0	)] for Dot I	L2-CSB0	00h
pwm_bri89	259h	R/W	8-bits	PWM for	Dot L4-CS	B1 OR 16-b	its PWM h	gher 8 bi	ts [15	:8] for Dot	L2-CSB0	00h
pwm_bri90	25Ah	R/W	8-bits	PWM for	r Dot L5-C	SR0 OR 16-	bits PWM I	ower 8 b	its [7:0	)] for Dot l	_2-CSR1	00h
pwm_bri91	25Bh	R/W	8-bits PWM for Dot L5-CSG0 OR 16-bits PWM higher 8 bits [15:8] for Dot L2-CSR1							00h		
pwm_bri92	25Ch	R/W				F	eserved					00h
pwm_bri93	25Dh	R/W				F	eserved					00h
pwm_bri94	25Eh	R/W				F	eserved					00h
pwm_bri95	25Fh	R/W				F	eserved					00h
pwm_bri96	260h	R/W				F	eserved					00h
pwm_bri97	261h	R/W				F	eserved					00h
pwm_bri98	262h	R/W				8-bits PWN	1 for Dot L	5-CSB0				00h
pwm_bri99	263h	R/W	8-bits PWM for Dot L5-CSR1									00h
pwm_bri100	264h	R/W				F	eserved					00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3		D2	D1	D0	Default
pwm_bri101	265h	R/W				F	Reserved					00h
pwm_bri102	266h	R/W				F	Reserved					00h
pwm_bri103	267h	R/W				F	Reserved					00h
pwm_bri104	268h	R/W			16-bits P	WM lower 8	8 bits [7:	0] for D	ot L2-CSG	1		00h
pwm_bri105	269h	R/W			16-bits PV	VM higher 8	3 bits [15	:8] for	Dot L2-CS	<b>3</b> 1		00h
pwm_bri106	26Ah	R/W	8-bits	PWM for	Dot L5-CS	G1 OR 16-	bits PW	M lowe	r 8 bits [7:0	] for Dot I	L2-CSB1	00h
pwm_bri107	26Bh	R/W	8-bits	PWM for [	Dot L5-CS	B1 OR 16-b	its PWN	l highe	r 8 bits [15:	8] for Dot	L2-CSB1	00h
pwm_bri108	26Ch	R/W	8-bits	PWM for	Dot L6-CS	SR0 OR 16-	bits PWI	M lowe	r 8 bits [7:0	] for Dot I	L3-CSR0	00h
pwm_bri109	26Dh	R/W	8-bits	PWM for [	Oot L6-CS	G0 OR 16-b	its PWM	1 highe	r 8 bits [15:	8] for Dot	L3-CSR0	00h
pwm_bri110	26Eh	R/W			16-bits P	WM lower 8	8 bits [7:	0] for D	ot L3-CSG	0		00h
pwm_bri111	26Fh	R/W			16-bits PV	VM higher 8	3 bits [15	:8] for	Dot L3-CS	<b>3</b> 0		00h
pwm_bri112	270h	R/W				F	Reserved					00h
pwm_bri113	271h	R/W				F	Reserved					00h
pwm_bri114	272h	R/W				F	Reserved					00h
pwm_bri115	273h	R/W				F	Reserved					00h
pwm_bri116	274h	R/W				8-bits PWN	/I for Dot	L6-CS	B0			00h
pwm_bri117	275h	R/W				8-bits PWN	/I for Dot	L6-CS	R1			00h
pwm_bri118	276h	R/W				F	Reserved					00h
pwm_bri119	277h	R/W				F	Reserved					00h
pwm_bri120	278h	R/W				F	Reserved					00h
pwm_bri121	279h	R/W				F	Reserved					00h
pwm_bri122	27Ah	R/W				F	Reserved					00h
pwm_bri123	27Bh	R/W				F	Reserved					00h
pwm_bri124	27Ch	R/W	8-bits	PWM for	Dot L6-CS	G1 OR 16-	bits PW	M lowe	r 8 bits [7:0	] for Dot I	L3-CSB0	00h
pwm_bri125	27Dh	R/W	8-bits	PWM for [	Dot L6-CS	B1 OR 16-b	its PWN	l highe	r 8 bits [15:	8] for Dot	L3-CSB0	00h
pwm_bri126	27Eh	R/W			16-bits F	WM lower	8 bits [7:	0] for E	ot L3-CSR	1		00h
pwm_bri127	27Fh	R/W			16-bits P\	VM higher 8	3 bits [15	:8] for	Dot L3-CS	₹1		00h
pwm_bri128	280h	R/W				F	Reserved					00h
pwm_bri129	281h	R/W				F	Reserved					00h
pwm_bri130	282h	R/W				F	Reserved					00h
pwm_bri131	283h	R/W				F	Reserved					00h
pwm_bri132	284h	R/W				F	Reserved					00h
pwm_bri133	285h	R/W				F	Reserved					00h
pwm_bri134	286h	R/W				8-bits PWN	/I for Dot	L7-CS	B0			00h
pwm_bri135	287h	R/W				8-bits PWN	/I for Dot	L7-CS	R1			00h
pwm_bri136	288h	R/W				F	Reserved					00h
pwm_bri137	289h	R/W				F	Reserved					00h
pwm_bri138	28Ah	R/W				F	Reserved					00h
pwm_bri139	28Bh	R/W				F	Reserved					00h
pwm_bri140	28Ch	R/W			16-bits P	WM lower 8	8 bits [7:	0] for E	ot L3-CSG	1		00h
pwm_bri141	28Dh	R/W			16-bits PV	VM higher 8	3 bits [15	:8] for	Dot L3-CS	<b>G</b> 1		00h
pwm_bri142	28Eh	R/W			16-bits F	WM lower	8 bits [7:	0] for E	ot L3-CSB	1		00h
pwm_bri143	28Fh	R/W			16-bits P\	VM higher 8	3 bits [15	:8] for	Dot L3-CS	31		00h
pwm_bri144	290h	R/W			16-bits F	WM lower	8 bits [7:	0] for E	ot L4-CSR	0		00h
pwm_bri145	291h	R/W			16-bits P\	VM higher 8	3 bits [15	:8] for	Dot L4-CS	₹0		00h



Register D1 D0 D7 D6 D5 D4 **D3** D2 Default Address **Type** Acronym pwm bri146 R/W 16-bits PWM lower 8 bits [7:0] for Dot L4-CSG0 00h292h pwm\_bri147 293h R/W 16-bits PWM higher 8 bits [15:8] for Dot L4-CSG0 00h R/W pwm bri148 294h Reserved 00h R/W Reserved pwm\_bri149 295h 00h pwm bri150 296h R/W Reserved 00h pwm bri151 297h R/W Reserved 00h pwm\_bri152 298h R/W Reserved 00h R/W Reserved pwm bri153 299h 00h pwm\_bri154 29Ah R/W Reserved 00h 29Bh R/W Reserved pwm bri155 00h29Ch R/W Reserved 00h pwm\_bri156 R/W Reserved pwm\_bri157 29Dh 00h pwm bri158 29Eh R/W Reserved 00h pwm\_bri159 29Fh R/W Reserved 00h R/W 16-bits PWM lower 8 bits [7:0] for Dot L4-CSB0 00h pwm\_bri160 2A0h pwm bri161 2A1h R/W 16-bits PWM higher 8 bits [15:8] for Dot L4-CSB0 00h pwm\_bri162 2A2h R/W 16-bits PWM lower 8 bits [7:0] for Dot L4-CSR1 00h R/W 16-bits PWM higher 8 bits [15:8] for Dot L4-CSR1 pwm\_bri163 2A3h 00h2A4h R/W 00h pwm\_bri164 Reserved pwm bri165 2A5h R/W Reserved 00h 2A6h R/W Reserved 00h pwm bri166 R/W pwm\_bri167 2A7h Reserved 00h pwm bri168 2A8h R/W Reserved 00h 2A9h R/W Reserved pwm\_bri169 00h 2AAh R/W Reserved 00h pwm\_bri170 2ABh R/W Reserved pwm\_bri171 00h pwm bri172 2ACh R/W Reserved 00h 2ADh R/W Reserved 00h pwm\_bri173 R/W 2AEh Reserved 00h pwm\_bri174 R/W pwm\_bri175 2AFh Reserved 00h pwm\_bri176 2B0h R/W 16-bits PWM lower 8 bits [7:0] for Dot L4-CSG1 00h R/W 2B1h 16-bits PWM higher 8 bits [15:8] for Dot L4-CSG1 00h pwm\_bri177 pwm bri178 2B2h R/W 16-bits PWM lower 8 bits [7:0] for Dot L4-CSB1 00h pwm\_bri179 2B3h R/W 16-bits PWM higher 8 bits [15:8] for Dot L4-CSB1 00h 16-bits PWM lower 8 bits [7:0] for Dot L5-CSR0 pwm bri180 2B4h R/W 00h pwm bri181 2B5h R/W 16-bits PWM higher 8 bits [15:8] for Dot L5-CSR0 00h pwm\_bri182 2B6h R/W 16-bits PWM lower 8 bits [7:0] for Dot L5-CSG0 00h pwm bri183 2B7h R/W 16-bits PWM higher 8 bits [15:8] for Dot L5-CSG0 00h R/W Reserved pwm\_bri184 2B8h 00h R/W 2B9h Reserved 00h pwm bri185 pwm bri186 2BAh R/W Reserved 00h pwm\_bri187 2BBh R/W Reserved 00h R/W Reserved 00h pwm\_bri188 2BCh Reserved pwm\_bri189 2BDh R/W 00h pwm bri190 2BEh R/W Reserved



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
pwm_bri191	2BFh	R/W				F	Rese	rved				00h
pwm_bri192	2C0h	R/W				F	Rese	rved				00h
pwm_bri193	2C1h	R/W				F	Rese	rved				00h
pwm_bri194	2C2h	R/W				F	Rese	rved				00h
pwm_bri195	2C3h	R/W				F	Rese	rved				00h
pwm_bri196	2C4h	R/W			16-bits PV	VM lower	8 bits	s [7:0] for [	Oot L5-CSB	0		00h
pwm_bri197	2C5h	R/W			16-bits PW	M higher	8 bits	s [15:8] for	Dot L5-CS	В0		00h
pwm_bri198	2C6h	R/W			16-bits PV	VM lower	8 bits	s [7:0] for [	Oot L5-CSR	1		00h
pwm_bri199	2C7h	R/W			16-bits PWI	M higher 8	8 bits	s [15:8] for	Dot L5-CS	R1		00h
pwm_bri200	2C8h	R/W				F	Rese	rved				00h
pwm_bri201	2C9h	R/W				F	Rese	rved				00h
pwm_bri202	2CAh	R/W				F	Rese	rved				00h
pwm_bri203	2CBh	R/W				F	Rese	rved				00h
pwm_bri204	2CCh	R/W				F	Rese	rved				00h
pwm_bri205	2CDh	R/W				F	Rese	rved				00h
pwm_bri206	2CEh	R/W				F	Rese	rved				00h
pwm_bri207	2CFh	R/W				F	Rese	rved				00h
pwm_bri208	2D0h	R/W				F	Rese	rved				00h
pwm_bri209	2D1h	R/W				F	Rese	rved				00h
pwm_bri210	2D2h	R/W				F	Rese	rved				00h
pwm_bri211	2D3h	R/W		Reserved								
pwm_bri212	2D4h	R/W			16-bits PW	VM lower	8 bits	s [7:0] for [	Oot L5-CSG	i1		00h
pwm_bri213	2D5h	R/W			16-bits PWI	M higher 8	8 bits	[15:8] for	Dot L5-CS	G1		00h
pwm_bri214	2D6h	R/W			16-bits PV	VM lower	8 bits	s [7:0] for [	Oot L5-CSB	1		00h
pwm_bri215	2D7h	R/W			16-bits PW	M higher	8 bits	s [15:8] for	Dot L5-CS	B1		00h
pwm_bri216	2D8h	R/W			16-bits PV	VM lower	8 bits	s [7:0] for [	Oot L6-CSR	.0		00h
pwm_bri217	2D9h	R/W			16-bits PWI	M higher	8 bits	s [15:8] for	Dot L6-CS	R0		00h
pwm_bri218	2DAh	R/W			16-bits PW	VM lower	8 bits	s [7:0] for [	Oot L6-CSG	0		00h
pwm_bri219	2DBh	R/W			16-bits PWI	M higher 8	8 bits	[15:8] for	Dot L6-CS	G0		00h
pwm_bri220	2DCh	R/W				F	Rese	rved				00h
pwm_bri221	2DDh	R/W				F	Rese	rved				00h
pwm_bri222	2DEh	R/W				F	Rese	rved				00h
pwm_bri223	2DFh	R/W				F	Rese	rved				00h
pwm_bri224	2E0h	R/W				F	Rese	rved				00h
pwm_bri225	2E1h	R/W				F	Rese	rved				00h
pwm_bri226	2E2h	R/W				F	Rese	rved				00h
pwm_bri227	2E3h	R/W				F	Rese	rved				00h
pwm_bri228	2E4h	R/W				F	Rese	rved				00h
pwm_bri229	2E5h	R/W				F	Rese	rved				00h
pwm_bri230	2E6h	R/W				F	Rese	rved				00h
pwm_bri231	2E7h	R/W				F	Rese	rved				00h
pwm_bri232	2E8h	R/W			16-bits PV	VM lower	8 bits	s [7:0] for [	Oot L6-CSB	0		00h
pwm_bri233	2E9h	R/W			16-bits PW	M higher	8 bits	s [15:8] for	Dot L6-CS	В0		00h
pwm_bri234	2EAh	R/W			16-bits PW	VM lower	8 bits	s [7:0] for [	Oot L6-CSR	:1		00h
pwm_bri235	2EBh	R/W			16-bits PWI	M higher	8 bits	[15:8] for	Dot L6-CS	R1		00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default	
pwm_bri236	2ECh	R/W				Rese	erved				00h	
pwm_bri237	2EDh	R/W				Rese	erved				00h	
pwm_bri238	2EEh	R/W				Rese	erved				00h	
pwm_bri239	2EFh	R/W				Rese	erved				00h	
pwm_bri240	2F0h	R/W				Rese	erved				00h	
pwm_bri241	2F1h	R/W		Reserved								
pwm_bri242	2F2h	R/W		Reserved								
pwm_bri243	2F3h	R/W		Reserved								
pwm_bri244	2F4h	R/W				Rese	erved				00h	
pwm_bri245	2F5h	R/W				Rese	erved				00h	
pwm_bri246	2F6h	R/W				Rese	erved				00h	
pwm_bri247	2F7h	R/W				Rese	erved				00h	
pwm_bri248	2F8h	R/W		16-bits PWM lower 8 bits [7:0] for Dot L6-CSG1							00h	
pwm_bri249	2F9h	R/W		1	6-bits PWM	higher 8 bit	s [15:8] for	Dot L6-CSC	<b>3</b> 1		00h	
pwm_bri250	2FAh	R/W			16-bits PWI	M lower 8 bi	ts [7:0] for E	ot L6-CSB	1		00h	
pwm_bri251	2FBh	R/W		16-bits PWM higher 8 bits [15:8] for Dot L6-CSB1								



# **8 Register Maps**

This section provides a summary of the register maps. For detailed register functions and descriptions, please refer to *LP5867 7x6 LED Matrix Driver Register Maps* .

Table 8-1. Register Section/Block Access Type Codes

	10 11	
Access Type	Code	Description
Read Type		
R	R	Read
RC	R	Read
	С	to Clear
R-0	R	Read
	-0	Returns 0
Write Type	·	
W	W	Write
W0CP	W	W
	0C	0 to clear
	P	Requires privileged access
Reset or Default Value	<u>.</u>	
-n		Value after reset or the default value

Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Chip_en	000h	R/W				Reserved				Chip_EN	00h
Dev_initial	001h	R/W	Reserved		Max_Lii	ne_Num		Data_R	ef_Mode	PWM_Fre	5Eh
Dev_config1	002h	R/W	Reserved	Reserved	Reserved	Reserved	SW_BLK	PWM_Sc ale_Mode	PWM_Ph ase_Shift	CS_ON_ Shift	00h
Dev_config2	003h	R/W	Comp_	Group3	Comp_	Group2	Comp_	Group1	LOD_rem oval	LSD_rem oval	00h
Dev_config3	004h	R/W	Down_I	Deghost	Up_D	eghost	Ма	ximum_Cur	rent	Up_Degh ost_enabl e	47h
Global_bri	005h	R/W				PWM_	Global				FFh
Group0_bri	006h	R/W				PWM_	Group1				FFh
Group1_bri	007h	R/W				PWM_	Group2				FFh
Group2_bri	008h	R/W		PWM_Group3							FFh
R_current_set	009h	R/W	Reserved	<del>-</del> '							40h
G_current_set	00Ah	R/W	Reserved				CC_Group2	2			40h
B_current_set	00Bh	R/W	Reserved				CC_Group3	3			40h
Dot_grp_sel0	00Ch	R/W		Rese	erved		Dot L0-CS	SG0 group	Dot L0-C	SR0 group	00h
Dot_grp_sel1	00Dh	R/W				Rese	erved		1		00h
Dot_grp_sel2	00Eh	R/W		Rese	erved		Dot L0-CS	SR1 group	Dot L0-C	SB0 group	00h
Dot_grp_sel3	00Fh	R/W				Rese	erved		•		00h
Dot_grp_sel4	010h	R/W		Rese	erved		Dot L0-C	SB1 group	Dot L0-CS	SG1 group	00h
Dot_grp_sel5	011h	R/W	Reserved Dot L1-CSG0 group Dot L1-CSR0 group							00h	
Dot_grp_sel6	012h	R/W	Reserved							00h	
Dot_grp_sel7	013h	R/W		Rese	erved		Dot L1-C9	SR1 group	Dot L1-C	SB0 group	00h
Dot_grp_sel8	014h	R/W				Rese	erved		1		00h
Dot_grp_sel9	015h	R/W		Reserved Dot L1-CSB1 group Dot L1-CSG1 group							00h
Dot_grp_sel10	016h	R/W		Rese	erved		Dot L2-C	SG0 group	Dot L2-C	SR0 group	00h

Product Folder Links: LP5867



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
Dot_grp_sel11	017h	R/W					Rese	erved				00h
Dot_grp_sel12	018h	R/W		Res	erved			Dot L2-C	SR1 group	Dot L2-C	SB0 group	00h
Dot_grp_sel13	019h	R/W					Rese	erved				00h
Dot_grp_sel14	01Ah	R/W		Res	erved			Dot L2-C	SB1 group	Dot L2-C	SG1 group	00h
Dot_grp_sel15	01Bh	R/W		Rese	erved			Dot L3-C	SG0 group	Dot L3-C	SR0 group	00h
Dot_grp_sel16	01Ch	R/W					Rese	erved				00h
Dot_grp_sel17	01Dh	R/W		Res	erved			Dot L3-C	SR1 group	Dot L3-C	SB0 group	00h
Dot_grp_sel18	01Eh	R/W					Rese	erved				00h
Dot_grp_sel19	01Fh	R/W		Res	erved			Dot L3-C	SB1 group	Dot L3-C	SG1 group	00h
Dot_grp_sel20	020h	R/W		Rese	erved			Dot L4-C	SG0 group	Dot L4-C	SR0 group	00h
Dot_grp_sel21	021h	R/W					Rese	erved				00h
Dot_grp_sel22	022h	R/W		Res	erved			Dot L4-C	SR1 group	Dot L4-C	SB0 group	00h
Dot_grp_sel23	023h	R/W					Rese	erved				00h
Dot_grp_sel24	024h	R/W		Rese	erved			Dot L4-C	SB1 group	Dot L4-C	SG1 group	00h
Dot_grp_sel25	025h	R/W		Rese	erved			Dot L5-C	SG0 group	Dot L5-C	SR0 group	00h
Dot_grp_sel26	026h	R/W					Rese	erved		1		00h
Dot_grp_sel27	027h	R/W		Rese	erved			Dot L5-C	SR1 group	Dot L5-C	SB0 group	00h
Dot_grp_sel28	028h	R/W					Rese	erved				00h
Dot_grp_sel29	029h	R/W		Res	erved			Dot L5-C	SB1 group	Dot L5-C	SG1 group	00h
Dot_grp_sel30	02Ah	R/W		Res	erved			Dot L6-C	SG0 group	Dot L6-C	SR0 group	00h
Dot_grp_sel31	02Bh	R/W					Rese	erved				00h
Dot_grp_sel32	02Ch	R/W		Res	erved			Dot L6-C	SR1 group	Dot L6-C	SB0 group	00h
Dot_grp_sel33	02Dh	R/W					Rese	erved				00h
Dot_grp_sel34	02Eh	R/W		Res	erved			Dot L6-C	SB1 group	Dot L6-C	SG1 group	00h
Dot_onoff0	043h	R/W			R	eserved				Dot L0- CSG0 onoff	Dot L0- CSR0 onoff	FFh
Dot_onoff1	044h	R/W			R	eserved				Dot L0- CSR1 onoff	Dot L0- CSB0 onoff	FFh
Dot_onoff2	045h	R/W			R	eserved				Dot L0- CSB1 onoff	Dot L0- CSG1 onoff	03h
Dot_onoff3	046h	R/W			R	eserved				Dot L1- CSG0 onoff	Dot L1- CSR0 onoff	FFh
Dot_onoff4	047h	R/W			R	eserved				Dot L1- CSR1 onoff	Dot L1- CSB0 onoff	FFh
Dot_onoff5	048h	R/W			R	eserved				Dot L1- CSB1 onoff	Dot L1- CSG1 onoff	03h
Dot_onoff6	049h	R/W			R	eserved				Dot L2- CSG0 onoff	Dot L2- CSR0 onoff	FFh
Dot_onoff7	04Ah	R/W			R	eserved				Dot L2- CSR1 onoff	Dot L2- CSB0 onoff	FFh
Dot_onoff8	04Bh	R/W			R	eserved				Dot L2- CSB1 onoff	Dot L2- CSG1 onoff	03h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_onoff9	04Ch	R/W			Rese	erved			Dot L3- CSG0 onoff	Dot L3- CSR0 onoff	FFh
Dot_onoff10	04Dh	R/W			Rese	erved			Dot L3- CSR1 onoff	Dot L3- CSB0 onoff	FFh
Dot_onoff11	04Eh	R/W			Rese	erved			Dot L3- CSB1 onoff	Dot L3- CSG1 onoff	03h
Dot_onoff12	04Fh	R/W			Rese	erved			Dot L4- CSG0 onoff	Dot L4- CSR0 onoff	FFh
Dot_onoff13	050h	R/W			Rese	erved			Dot L4- CSR1 onoff	Dot L4- CSB0 onoff	FFh
Dot_onoff14	051h	R/W			Rese	erved			Dot L4- CSB1 onoff	Dot L4- CSG1 onoff	03h
Dot_onoff15	052h	R/W			Rese	erved			Dot L5- CSG0 onoff	Dot L5- CSR0 onoff	FFh
Dot_onoff16	053h	R/W			Rese	erved			Dot L5- CSR1 onoff	Dot L5- CSB0 onoff	FFh
Dot_onoff17	054h	R/W			Rese	erved			Dot L5- CSB1 onoff	Dot L5- CSG1 onoff	03h
Dot_onoff18	055h	R/W			Rese	erved			Dot L6- CSG0 onoff	Dot L6- CSR0 onoff	FFh
Dot_onoff19	056h	R/W			Rese	erved			Dot L6- CSR1 onoff	Dot L6- CSB0 onoff	FFh
Dot_onoff20	057h	R/W			Rese	erved			Dot L6- CSB1 onoff	Dot L6- CSG1 onoff	03h
Fault_state	064h	R			Rese	erved			Global_L OD	Global_L SD	00h
Dot_lod0	065h	R			Rese	erved			Dot L0- CSG0 LOD	Dot L0- CSR0 LOD	00h
Dot_lod1	066h	R			Rese	erved			Dot L0- CSR1 LOD	Dot L0- CSB0 LOD	00h
Dot_lod2	067h	R			Rese	erved			Dot L0- CSB1 LOD	Dot L0- CSG1 LOD	00h
Dot_lod3	068h	R			Rese	erved			Dot L1- CSG0 LOD	Dot L1- CSR0 LOD	00h
Dot_lod4	069h	R			Rese	erved			Dot L1- CSR1 LOD	Dot L1- CSB0 LOD	00h
Dot_lod5	06Ah	R			Rese	erved			Dot L1- CSB1 LOD	Dot L1- CSG1 LOD	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_lod6	06Bh	R			Res	served			Dot L2- CSG0 LOD	Dot L2- CSR0 LOD	00h
Dot_lod7	06Ch	R			Res	served			Dot L2- CSR1 LOD	Dot L2- CSB0 LOD	00h
Dot_lod8	06Dh	R			Res	served			Dot L2- CSB1 LOD	Dot L2- CSG1 LOD	00h
Dot_lod9	06Eh	R			Res	served			Dot L3- CSG0 LOD	Dot L3- CSR0 LOD	00h
Dot_lod10	06Fh	R			Res	served			Dot L3- CSR1 LOD	Dot L3- CSB0 LOD	00h
Dot_lod11	070h	R			Res	served			Dot L3- CSB1 LOD	Dot L3- CSG1 LOD	00h
Dot_lod12	071h	R			Res	served			Dot L4- CSG0 LOD	Dot L4- CSR0 LOD	00h
Dot_lod13	072h	R			Res	served			Dot L4- CSR1 LOD	Dot L4- CSB0 LOD	00h
Dot_lod14	073h	R	Reserved						Dot L4- CSB1 LOD	Dot L4- CSG1 LOD	00h
Dot_lod15	074h	R	Reserved  Reserved						Dot L5- CSG0 LOD	Dot L5- CSR0 LOD	00h
Dot_lod16	075h	R			Res	served			Dot L5- CSR1 LOD	Dot L5- CSB0 LOD	00h
Dot_lod17	076h	R			Res	served			Dot L5- CSB1 LOD	Dot L5- CSG1 LOD	00h
Dot_lod18	077h	R			Res	served			Dot L6- CSG0 LOD	Dot L6- CSR0 LOD	00h
Dot_lod19	078h	R			Res	served			Dot L6- CSR1 LOD	Dot L6- CSB0 LOD	00h
Dot_lod20	079h	R			Res	served			Dot L6- CSB1 LOD	Dot L6- CSG1 LOD	00h
Dot_lsd0	086h	R			Res	served			Dot L0- CSG0 LSD	Dot L0- CSR0 LSD	00h
Dot_lsd1	087h	R	Reserved						Dot L0- CSR1 LSD	Dot L0- CSB0 LSD	00h
Dot_lsd2	088h	R	Reserved						Dot L0- CSB1 LSD	Dot L0- CSG1 LSD	00h
Dot_lsd3	089h	R			Res	served			Dot L1- CSG0 LSD	Dot L1- CSR0 LSD	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_lsd4	08Ah	R			Res	erved			Dot L1- CSR1 LSD	Dot L1- CSB0 LSD	00h
Dot_lsd5	08Bh	R			Res	erved			Dot L1- CSB1 LSD	Dot L1- CSG1 LSD	00h
Dot_lsd6	08Ch	R			Res	erved			Dot L2- CSG0 LSD	Dot L2- CSR0 LSD	00h
Dot_lsd7	08Dh	R			Res	erved			Dot L2- CSR1 LSD	Dot L2- CSB0 LSD	00h
Dot_lsd8	08Eh	R			Res	erved			Dot L2- CSB1 LSD	Dot L2- CSG1 LSD	00h
Dot_lsd9	08Fh	R			Res	erved			Dot L3- CSG0 LSD	Dot L3- CSR0 LSD	00h
Dot_lsd10	090h	R			Res	erved			Dot L3- CSR1 LSD	Dot L3- CSB0 LSD	00h
Dot_lsd11	091h	R			Res	erved			Dot L3- CSB1 LSD	Dot L3- CSG1 LSD	00h
Dot_lsd12	092h	R			Res	erved			Dot L4- CSG0 LSD	Dot L4- CSR0 LSD	00h
Dot_lsd13	093h	R	Reserved						Dot L4- CSR1 LSD	Dot L4- CSB0 LSD	00h
Dot_lsd14	094h	R			Res	erved			Dot L4- CSB1 LSD	Dot L4- CSG1 LSD	00h
Dot_lsd15	095h	R			Res	erved			Dot L5- CSG0 LSD	Dot L5- CSR0 LSD	00h
Dot_lsd16	096h	R			Res	erved			Dot L5- CSR1 LSD	Dot L5- CSB0 LSD	00h
Dot_lsd17	097h	R			Res	erved			Dot L5- CSB1 LSD	Dot L5- CSG1 LSD	00h
Dot_lsd18	098h	R			Res	erved			Dot L6- CSG0 LSD	Dot L6- CSR0 LSD	00h
Dot_lsd19	099h	R			Res	erved			Dot L6- CSR1 LSD	Dot L6- CSB0 LSD	00h
Dot_lsd20	09Ah	R			Res	erved			Dot L6- CSB1 LSD	Dot L6- CSG1 LSD	00h
LOD_clear	0A7h	W		Res	erved			LOD	Clear	1	00h
LSD_clear	0A8h	W			erved				 _Clear		00h
Reset	0A9h	W				R	leset				00h
DC0	100h	R/W			LED dot		tting for Dot	L0-CSR0			80h
DC1	101h	R/W					tting for Dot				80h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
DC2	102h	R/W					Rese	erved				80h
DC3	103h	R/W					Rese	erved				80h
DC4	104h	R/W					Rese	erved				80h
DC5	105h	R/W					Rese	erved				80h
DC6	106h	R/W					Rese	erved				80h
DC7	107h	R/W					Rese	erved				80h
DC8	108h	R/W			LED	dot currer	nt set	ting for D	ot L0-CSB0			80h
DC9	109h	R/W			LED	dot currer	nt sett	ting for D	ot L0-CSR1			80h
DC10	10Ah	R/W					Rese	erved				80h
DC11	10Bh	R/W					Rese	erved				80h
DC12	10Ch	R/W					Rese	erved				80h
DC13	10Dh	R/W					Rese	erved				80h
DC14	10Eh	R/W					Rese	erved				80h
DC15	10Fh	R/W					Rese	erved				80h
DC16	110h	R/W			LED	dot currer	nt sett	ing for D	ot L0-CSG1			80h
DC17	111h	R/W			LED	dot currer	nt set	ting for D	ot L0-CSB1			80h
DC18	112h	R/W			LED	dot currer	nt sett	ting for D	ot L1-CSR0			80h
DC19	113h	R/W			LED	dot currer	nt sett	ing for D	ot L1-CSG0			80h
DC20	114h	R/W					Rese	erved				80h
DC21	115h	R/W					Rese	erved				80h
DC22	116h	R/W					Rese	erved				80h
DC23	117h	R/W					Rese	erved				80h
DC24	118h	R/W					Rese	erved				80h
DC25	119h	R/W					Rese	erved				80h
DC26	11Ah	R/W			LED	dot currer	nt set	ting for D	ot L1-CSB0			80h
DC27	11Bh	R/W			LED	dot currer	nt sett	ting for D	ot L1-CSR1			80h
DC28	11Ch	R/W					Rese	erved				80h
DC29	11Dh	R/W					Rese	erved				80h
DC30	11Eh	R/W					Rese	erved				80h
DC31	11Fh	R/W					Rese	erved				80h
DC32	120h	R/W					Rese	erved				80h
DC33	121h	R/W					Rese	erved				80h
DC34	122h	R/W			LED	dot currer	nt sett	ing for D	ot L1-CSG1			80h
DC35	123h	R/W			LED	dot currer	nt set	ting for D	ot L1-CSB1			80h
DC36	124h	R/W			LED	dot currer	nt sett	ting for D	ot L2-CSR0			80h
DC37	125h	R/W			LED	dot currer	nt sett	ing for D	ot L2-CSG0			80h
DC38	126h	R/W					Res	erved				80h
DC39	127h	R/W					Rese	erved				80h
DC40	128h	R/W					Rese	erved				80h
DC41	129h	R/W					Res	erved				80h
DC42	12Ah	R/W					Res	erved				80h
DC43	12Bh	R/W						erved				80h
DC44	12Ch	R/W			LED	dot currer	nt set	ting for D	ot L2-CSB0			80h
DC45	12Dh	R/W			LED	dot currer	nt sett	ting for D	ot L2-CSR1			80h
DC46	12Eh	R/W					Res	erved				80h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
DC47	12Fh	R/W					Rese	rved	-			80h
DC48	130h	R/W				I	Rese	erved				80h
DC49	131h	R/W					Rese	erved				80h
DC50	132h	R/W				l	Rese	erved				80h
DC51	133h	R/W				l	Rese	erved				80h
DC52	134h	R/W			LED	dot current	t setti	ing for Do	t L2-CSG1			80h
DC53	135h	R/W			LED	dot current	t setti	ing for Do	t L2-CSB1			80h
DC54	136h	R/W			LED	dot current	t setti	ing for Do	t L3-CSR0			80h
DC55	137h	R/W			LED	dot current	t setti	ing for Do	t L3-CSG0			80h
DC56	138h	R/W				1	Rese	erved				80h
DC57	139h	R/W				-	Rese	erved				80h
DC58	13Ah	R/W				1	Rese	erved				80h
DC59	13Bh	R/W				1	Rese	erved				80h
DC60	13Ch	R/W					Rese	erved				80h
DC61	13Dh	R/W				!	Rese	erved				80h
DC62	13Eh	R/W			LED	dot current	t setti	ing for Do	t L3-CSB0			80h
DC63	13Fh	R/W			LED	dot current	t setti	ing for Do	t L3-CSR1			80h
DC64	140h	R/W				-	Rese	erved				80h
DC65	141h	R/W				-	Rese	erved				80h
DC66	142h	R/W				l	Rese	erved				80h
DC67	143h	R/W				I	Rese	erved				80h
DC68	144h	R/W				-	Rese	erved				80h
DC69	145h	R/W				-	Rese	erved				80h
DC70	146h	R/W			LED	dot current	t setti	ing for Do	t L3-CSG1			80h
DC71	147h	R/W			LED	dot current	t setti	ing for Do	t L3-CSB1			80h
DC72	148h	R/W			LED	dot current	t setti	ing for Do	t L4-CSR0			80h
DC73	149h	R/W			LED	dot current	t setti	ing for Do	t L4-CSG0			80h
DC74	14Ah	R/W					Rese	rved				80h
DC75	14Bh	R/W				ļ	Rese	rved				80h
DC76	14Ch	R/W					Rese	rved				80h
DC77	14Dh	R/W				1	Rese	erved				80h
DC78	14Eh	R/W				1	Rese	erved				80h
DC79	14Fh	R/W					Rese	erved				80h
DC80	150h	R/W			LED	dot current	t setti	ing for Do	t L4-CSB0			80h
DC81	151h	R/W			LED	dot current	t setti	ing for Do	t L4-CSR1			80h
DC82	152h	R/W				1	Rese	erved				80h
DC83	153h	R/W					Rese	erved				80h
DC84	154h	R/W					Rese	erved				80h
DC85	155h	R/W				- 1	Rese	erved				80h
DC86	156h	R/W				I	Rese	erved				80h
DC87	157h	R/W					Rese	erved				80h
DC88	158h	R/W			LED	dot current	t setti	ing for Do	t L4-CSG1			80h
DC89	159h	R/W			LED	dot current	t setti	ing for Do	t L4-CSB1			80h
DC90	15Ah	R/W			LED	dot current	t setti	ing for Do	t L5-CSR0			80h
DC91	15Bh	R/W			LED	dot current	t setti	ing for Do	t L5-CSG0			80h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0		Default
DC92	15Ch	R/W				R	Rese	erved					80h
DC93	15Dh	R/W				R	Rese	erved					80h
DC94	15Eh	R/W				R	Rese	erved					80h
DC95	15Fh	R/W				R	Rese	erved					80h
DC96	160h	R/W				R	Rese	erved					80h
DC97	161h	R/W						erved					80h
DC98	162h	R/W			LED do	ot current	sett	ing for Dot	L5-CSB0				80h
DC99	163h	R/W			LED do			ing for Dot	L5-CSR1				80h 80h
DC100	164h	R/W		Reserved									
DC101	165h	R/W		Reserved									
DC102	166h	R/W		Reserved									
DC103	167h	R/W		Reserved									
DC104	168h	R/W						erved					80h
DC105	169h	R/W						erved	15.0004				80h
DC106	16Ah	R/W						ing for Dot					80h
DC107	16Bh	R/W R/W						ing for Dot					80h
DC108 DC109	16Ch 16Dh	R/W						ing for Dot					80h 80h
DC109	16Eh	R/W			LED GC			ing for Dot erved	Lo-CSG0				80h
DC110	16Fh	R/W						erved					80h
DC112	170h	R/W						erved					80h
DC112	170h	R/W						erved					80h
DC114	172h	R/W						erved					80h
DC115	173h	R/W						erved					80h
DC116	174h	R/W			LED do			ing for Dot	L6-CSB0				80h
DC117	175h	R/W						ing for Dot					80h
DC118	176h	R/W						erved					80h
DC119	177h	R/W				R	Rese	erved					80h
DC120	178h	R/W				R	Rese	erved					80h
DC121	179h	R/W				R	Rese	erved					80h
DC122	17Ah	R/W				R	Rese	erved					80h
DC123	17Bh	R/W				R	Rese	erved					80h
DC124	17Ch	R/W			LED do	t current	setti	ing for Dot	L6-CSG1				80h
DC125	17Dh	R/W			LED do	ot current	sett	ing for Dot	L6-CSB1				80h
pwm_bri0	200h	R/W	8-bits	PWM for I	Dot L0-CSR	RO OR 16-	bits	PWM lowe	er 8 bits [7:0	] for Dot	L0-CSF	08	00h
pwm_bri1	201h	R/W	8-bits	PWM for D	ot L0-CSG(	OR 16-b	oits F	PWM highe	er 8 bits [15:	8] for Do	t L0-CS	R0	00h
pwm_bri2	202h	R/W							Oot L0-CSG				00h
pwm_bri3	203h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L0-CSG0								00h	
pwm_bri4	204h	R/W						erved					00h
pwm_bri5	205h	R/W						erved					00h
pwm_bri6	206h	R/W						erved					00h
pwm_bri7	207h	R/W						erved					00h
pwm_bri8	208h	R/W						r Dot L0-CS					00h
pwm_bri9	209h	R/W			8			r Dot L0-CS	SR1				00h
pwm_bri10	20Ah	R/W				R	Rese	erved					00h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
pwm_bri11	20Bh	R/W					Rese	erved				00h
pwm_bri12	20Ch	R/W				ı	Rese	erved				00h
pwm_bri13	20Dh	R/W				I	Rese	erved				00h
pwm_bri14	20Eh	R/W				I	Rese	erved				00h
pwm_bri15	20Fh	R/W				ı	Rese	erved				00h
pwm_bri16	210h	R/W	8-bits	PWM for [	Oot L0-CS0	G1 OR 16	6-bits	PWM low	er 8 bits [7:0	0] for Dot	L0-CSB0	00h
pwm_bri17	211h	R/W	8-bits	PWM for D	ot L0-CSB	1 OR 16-	bits I	PWM high	er 8 bits [15	:8] for Dot	L0-CSB0	00h
pwm_bri18	212h	R/W	8-bits	PWM for I	Dot L1-CSF	R0 OR 16	-bits	PWM low	er 8 bits [7:0	)] for Dot I	L0-CSR1	00h
pwm_bri19	213h	R/W	8-bits	PWM for D	ot L1-CSG	0 OR 16-	bits I	PWM high	er 8 bits [15	:8] for Dot	L0-CSR1	00h
pwm_bri20	214h	R/W				l l	Rese	erved				00h
pwm_bri21	215h	R/W				ı	Rese	erved				00h
pwm_bri22	216h	R/W				ı	Rese	erved				00h
pwm_bri23	217h	R/W				ı	Rese	erved				00h
pwm_bri24	218h	R/W				ı	Rese	erved				00h
pwm_bri25	219h	R/W					Rese	erved				00h
pwm_bri26	21Ah	R/W			8	3-bits PW	M fo	r Dot L1-C	SB0			00h
pwm_bri27	21Bh	R/W			8	3-bits PW	M fo	r Dot L1-C	SR1			00h
pwm_bri28	21Ch	R/W				ı	Rese	erved				00h
pwm_bri29	21Dh	R/W				ı	Rese	erved				00h
pwm_bri30	21Eh	R/W				l l	Rese	erved				00h
pwm_bri31	21Fh	R/W				ı	Rese	erved				00h
pwm_bri32	220h	R/W			16-bits PV	VM lower	8 bit	ts [7:0] for	Dot L0-CSC	<del>3</del> 1		00h
pwm_bri33	221h	R/W		,	16-bits PW	M higher	8 bit	s [15:8] fo	r Dot L0-CS	G1		00h
pwm_bri34	222h	R/W	8-bits	PWM for I	Dot L1-CS0	G1 OR 16	3-bits	PWM low	er 8 bits [7:0	0] for Dot	L0-CSB1	00h
pwm_bri35	223h	R/W	8-bits	PWM for D	ot L1-CSB	1 OR 16-	bits I	PWM high	er 8 bits [15	:8] for Dot	L0-CSB1	00h
pwm_bri36	224h	R/W							er 8 bits [7:0			00h
pwm_bri37	225h	R/W	8-bits	PWM for D					er 8 bits [15		L1-CSR0	00h
pwm_bri38	226h	R/W							Dot L1-CSC			00h
pwm_bri39	227h	R/W			16-bits PW	M higher	8 bit	s [15:8] fo	r Dot L1-CS	G0		00h
pwm_bri40	228h	R/W					Rese	erved				00h
pwm_bri41	229h	R/W						erved				00h
pwm_bri42	22Ah	R/W						erved				00h
pwm_bri43	22Bh	R/W						erved				00h
pwm_bri44	22Ch	R/W						r Dot L2-C				00h
pwm_bri45	22Dh	R/W			8			r Dot L2-C	SR1			00h
pwm_bri46	22Eh	R/W						erved				00h
pwm_bri47	22Fh	R/W						erved				00h
pwm_bri48	230h	R/W						erved				00h
pwm_bri49	231h	R/W						erved				00h
pwm_bri50	232h	R/W						erved				00h
pwm_bri51	233h	R/W						erved				00h
pwm_bri52	234h	R/W							er 8 bits [7:	-		00h
pwm_bri53	235h	R/W							er 8 bits [15	-		00h
pwm_bri54	236h	R/W							er 8 bits [7:0	-		00h
pwm_bri55	237h	R/W	8-bits	PWM for D	ot L3-CSG	0 OR 16-	bits I	PWM high	er 8 bits [15	:8] for Dot	L1-CSR1	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default	
pwm_bri56	238h	R/W				Res	erved			•	00h	
pwm_bri57	239h	R/W				Res	erved				00h	
pwm_bri58	23Ah	R/W				Res	erved				00h	
pwm_bri59	23Bh	R/W				Res	erved				00h	
pwm_bri60	23Ch	R/W				Res	erved				00h	
pwm_bri61	23Dh	R/W					erved				00h	
pwm_bri62	23Eh	R/W				-bits PWM fo					00h	
pwm_bri63	23Fh	R/W			8	-bits PWM fo		CSR1			00h	
pwm_bri64	240h	R/W					erved				00h	
pwm_bri65	241h	R/W					erved				00h 00h	
pwm_bri66	242h	R/W		Reserved  Reserved								
pwm_bri67	243h	R/W		16-bits PWM lower 8 bits [7:0] for Dot L1-CSG1								
pwm_bri68	244h	R/W R/W		16-bits PWM higher 8 bits [7:0] for Dot L1-CSG1								
pwm_bri69 pwm_bri70	245h 246h	R/W	0 hite	8-bits PWM for Dot L3-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L1-CSB1								
pwm_bri71	24011 247h	R/W						her 8 bits [15:	-		00h 00h	
pwm_bri72	24711 248h	R/W						wer 8 bits [7:0	-		00h	
pwm_bri73	249h	R/W						her 8 bits [15:	-		00h	
pwm_bri74	24Ah	R/W	0-010	WINI IOI D				r Dot L2-CSG	-	1 12-00110	00h	
pwm_bri75	24Bh	R/W						or Dot L2-CS			00h	
pwm_bri76	24Ch	R/W					erved	J. 201 22 00			00h	
pwm_bri77	24Dh	R/W					erved				00h	
pwm_bri78	24Eh	R/W				Res	erved				00h	
pwm_bri79	24Fh	R/W				Res	erved				00h	
pwm_bri80	250h	R/W			8	-bits PWM fo	or Dot L4-	CSB0			00h	
pwm_bri81	251h	R/W			8	-bits PWM fo	or Dot L4-	CSR1			00h	
pwm_bri82	252h	R/W				Res	erved				00h	
pwm_bri83	253h	R/W				Res	erved				00h	
pwm_bri84	254h	R/W				Res	erved				00h	
pwm_bri85	255h	R/W				Res	erved				00h	
pwm_bri86	256h	R/W				Res	erved				00h	
pwm_bri87	257h	R/W				Res	erved				00h	
pwm_bri88	258h	R/W	8-bits	PWM for I	Dot L4-CSG	1 OR 16-bit	s PWM lo	wer 8 bits [7:0	)] for Dot	L2-CSB0	00h	
pwm_bri89	259h	R/W						her 8 bits [15:	-		00h	
pwm_bri90	25Ah	R/W						wer 8 bits [7:0	•		00h	
pwm_bri91	25Bh	R/W	8-bits	PWM for D	ot L5-CSG(			her 8 bits [15	:8] for Do	t L2-CSR1	00h	
pwm_bri92	25Ch	R/W					erved				00h	
pwm_bri93	25Dh	R/W					erved				00h	
pwm_bri94	25Eh	R/W					erved				00h	
pwm_bri95	25Fh	R/W					erved				00h	
pwm_bri96	260h	R/W					erved				00h	
pwm_bri97	261h	R/W					erved	CCDC			00h	
pwm_bri98	262h	R/W				bits PWM fo					00h	
pwm_bri99	263h	R/W			8	-bits PWM fo	וע וע Lb-(	COKT			00h	



Register Acronym	Address	Туре	D7	D6	D5	D4	D3		D2	D1	D0	Default
pwm_bri101	265h	R/W				F	Reserved		ı			00h
pwm_bri102	266h	R/W				F	Reserved					00h
pwm_bri103	267h	R/W				F	Reserved					00h
pwm_bri104	268h	R/W			16-bits P	WM lower 8	8 bits [7:	0] for D	ot L2-CSG	i1		00h
pwm_bri105	269h	R/W			16-bits PV	VM higher 8	3 bits [15	:8] for	Dot L2-CS	G1		00h
pwm_bri106	26Ah	R/W	8-bits	PWM for	Dot L5-CS	G1 OR 16-	bits PW	M lowe	r 8 bits [7:0	)] for Dot	L2-CSB1	00h
pwm_bri107	26Bh	R/W	8-bits	PWM for [	Dot L5-CS	B1 OR 16-b	its PWN	l highe	r 8 bits [15:	8] for Dot	L2-CSB1	00h
pwm_bri108	26Ch	R/W	8-bits	PWM for	Dot L6-CS	SR0 OR 16-	bits PWI	M lowe	r 8 bits [7:0	)] for Dot I	L3-CSR0	00h
pwm_bri109	26Dh	R/W	8-bits	PWM for [	Oot L6-CS	G0 OR 16-b	its PWM	1 highe	r 8 bits [15:	8] for Dot	L3-CSR0	00h
pwm_bri110	26Eh	R/W			16-bits P	WM lower 8	8 bits [7:	0] for D	ot L3-CSG	0		00h
pwm_bri111	26Fh	R/W			16-bits PV	VM higher 8	3 bits [15	:8] for	Dot L3-CS	G0		00h
pwm_bri112	270h	R/W				F	Reserved					00h
pwm_bri113	271h	R/W				F	Reserved					00h
pwm_bri114	272h	R/W				F	Reserved					00h
pwm_bri115	273h	R/W				F	Reserved					00h
pwm_bri116	274h	R/W				8-bits PWN	∕l for Dot	L6-CS	B0			00h
pwm_bri117	275h	R/W				8-bits PWN	/I for Dot	L6-CS	R1			00h
pwm_bri118	276h	R/W				F	Reserved					00h
pwm_bri119	277h	R/W				F	Reserved					00h
pwm_bri120	278h	R/W				F	Reserved					00h
pwm_bri121	279h	R/W				F	Reserved					00h
pwm_bri122	27Ah	R/W				F	Reserved					00h
pwm_bri123	27Bh	R/W				F	Reserved					00h
pwm_bri124	27Ch	R/W	8-bits	PWM for	Dot L6-CS	G1 OR 16-	bits PW	M lowe	r 8 bits [7:0	)] for Dot	L3-CSB0	00h
pwm_bri125	27Dh	R/W	8-bits	PWM for [	Dot L6-CS	B1 OR 16-b	its PWM	l highe	r 8 bits [15:	8] for Dot	L3-CSB0	00h
pwm_bri126	27Eh	R/W			16-bits F	WM lower	8 bits [7:	0] for E	ot L3-CSR	11		00h
pwm_bri127	27Fh	R/W			16-bits P\	VM higher 8	3 bits [15	:8] for	Dot L3-CS	R1		00h
pwm_bri128	280h	R/W				F	Reserved					00h
pwm_bri129	281h	R/W				F	Reserved					00h
pwm_bri130	282h	R/W				F	Reserved					00h
pwm_bri131	283h	R/W				F	Reserved					00h
pwm_bri132	284h	R/W				F	Reserved					00h
pwm_bri133	285h	R/W				F	Reserved					00h
pwm_bri134	286h	R/W				8-bits PWN	/I for Dot	L7-CS	B0			00h
pwm_bri135	287h	R/W				8-bits PWN	/I for Dot	L7-CS	R1			00h
pwm_bri136	288h	R/W				F	Reserved					00h
pwm_bri137	289h	R/W				F	Reserved					00h
pwm_bri138	28Ah	R/W				F	Reserved					00h
pwm_bri139	28Bh	R/W				F	Reserved					00h
pwm_bri140	28Ch	R/W			16-bits P	WM lower 8	8 bits [7:	0] for E	ot L3-CSG	i1		00h
pwm_bri141	28Dh	R/W			16-bits PV	VM higher 8	3 bits [15	:8] for	Dot L3-CS	G1		00h
pwm_bri142	28Eh	R/W			16-bits F	WM lower	8 bits [7:	0] for E	ot L3-CSB	1		00h
pwm_bri143	28Fh	R/W			16-bits P\	VM higher 8	3 bits [15	:8] for	Dot L3-CS	B1		00h
pwm_bri144	290h	R/W			16-bits F	WM lower	8 bits [7:	0] for E	ot L4-CSR	.0		00h
pwm_bri145	291h	R/W			16-bits P\	VM higher 8	3 bits [15	:8] for	Dot L4-CS	R0		00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default		
pwm_bri146	292h	R/W			16-bits	PWM lower 8	B bits [7:0] fo	r Dot L4-CSC	30		00h		
pwm_bri147	293h	R/W			16-bits P	WM higher 8	8 bits [15:8] fo	or Dot L4-CS	G0		00h		
pwm_bri148	294h	R/W				R	eserved				00h		
pwm_bri149	295h	R/W				R	eserved				00h		
pwm_bri150	296h	R/W				R	eserved				00h		
pwm_bri151	297h	R/W				R	eserved				00h		
pwm_bri152	298h	R/W		Reserved									
pwm_bri153	299h	R/W		Reserved									
pwm_bri154	29Ah	R/W				R	eserved				00h		
pwm_bri155	29Bh	R/W				R	leserved				00h		
pwm_bri156	29Ch	R/W					eserved				00h		
pwm_bri157	29Dh	R/W				R	eserved				00h		
pwm_bri158	29Eh	R/W					eserved				00h		
pwm_bri159	29Fh	R/W					eserved				00h		
pwm_bri160	2A0h	R/W						r Dot L4-CSE			00h		
pwm_bri161	2A1h	R/W						or Dot L4-CS			00h		
pwm_bri162	2A2h	R/W						r Dot L4-CSF			00h		
pwm_bri163	2A3h	R/W			16-bits P			or Dot L4-CS	R1		00h		
pwm_bri164	2A4h	R/W					eserved				00h		
pwm_bri165	2A5h	R/W					eserved				00h		
pwm_bri166	2A6h	R/W					eserved				00h		
pwm_bri167	2A7h	R/W					eserved				00h		
pwm_bri168	2A8h	R/W					eserved				00h		
pwm_bri169	2A9h	R/W					eserved				00h		
pwm_bri170	2AAh	R/W					eserved				00h		
pwm_bri171	2ABh	R/W					eserved				00h		
pwm_bri172	2ACh	R/W					eserved				00h		
pwm_bri173	2ADh	R/W					eserved				00h		
pwm_bri174	2AEh	R/W					eserved				00h		
pwm_bri175	2AFh	R/W					eserved				00h		
pwm_bri176	2B0h	R/W						r Dot L4-CSC			00h		
pwm_bri177	2B1h	R/W						or Dot L4-CS			00h		
pwm_bri178	2B2h	R/W						r Dot L4-CSE			00h		
pwm_bri179	2B3h	R/W						or Dot L4-CS			00h		
pwm_bri180	2B4h	R/W						r Dot L5-CSF			00h		
pwm_bri181	2B5h	R/W						or Dot L5-CS			00h 00h		
pwm_bri182	2B6h	R/W		16-bits PWM lower 8 bits [7:0] for Dot L5-CSG0  16-bits PWM higher 8 bits [15:8] for Dot L5-CSG0									
pwm_bri183	2B7h	R/W			16-bits P			or Dot L5-CS	G0		00h		
pwm_bri184	2B8h	R/W					eserved				00h		
pwm_bri185	2B9h	R/W					eserved				00h		
pwm_bri186	2BAh	R/W					eserved				00h		
pwm_bri187	2BBh	R/W					eserved				00h		
pwm_bri188	2BCh	R/W					eserved				00h		
pwm_bri189	2BDh	R/W					eserved				00h		
pwm_bri190	2BEh	R/W				R	eserved				00h		



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
pwm_bri191	2BFh	R/W				R	Reser	ved				00h
pwm_bri192	2C0h	R/W				R	eser	ved				00h
pwm_bri193	2C1h	R/W				R	leser	ved				00h
pwm_bri194	2C2h	R/W				R	eser	ved				00h
pwm_bri195	2C3h	R/W				R	leser	ved				00h
pwm_bri196	2C4h	R/W			16-bits PW	VM lower 8	3 bits	[7:0] for [	Oot L5-CSB	0		00h
pwm_bri197	2C5h	R/W			16-bits PWI	M higher 8	3 bits	[15:8] for	Dot L5-CSI	30		00h
pwm_bri198	2C6h	R/W			16-bits PW	VM lower 8	3 bits	[7:0] for [	Oot L5-CSR	1		00h
pwm_bri199	2C7h	R/W			16-bits PWI	M higher 8	3 bits	[15:8] for	Dot L5-CSF	₹1		00h
pwm_bri200	2C8h	R/W				R	leser	ved				00h
pwm_bri201	2C9h	R/W				R	leser	ved				00h
pwm_bri202	2CAh	R/W				R	leser	ved				00h
pwm_bri203	2CBh	R/W				R	Reser	ved				00h
pwm_bri204	2CCh	R/W				R	Reser	ved				00h
pwm_bri205	2CDh	R/W				R	Reser	ved				00h
pwm_bri206	2CEh	R/W				R	Reser	ved				00h
pwm_bri207	2CFh	R/W				R	leser	ved				00h
pwm_bri208	2D0h	R/W				R	leser	ved				00h
pwm_bri209	2D1h	R/W				R	leser	ved				00h
pwm_bri210	2D2h	R/W				R	leser	ved				00h
pwm_bri211	2D3h	R/W					leser					00h
pwm_bri212	2D4h	R/W							Oot L5-CSG			00h
pwm_bri213	2D5h	R/W			16-bits PWI							00h
pwm_bri214	2D6h	R/W							Oot L5-CSB			00h
pwm_bri215	2D7h	R/W			16-bits PWI							00h
pwm_bri216	2D8h	R/W						• •	Oot L6-CSR			00h
pwm_bri217	2D9h	R/W			16-bits PWI							00h
pwm_bri218	2DAh	R/W							Oot L6-CSG			00h
pwm_bri219	2DBh	R/W			16-bits PWI				Dot L6-CS	<i>3</i> 0		00h
pwm_bri220	2DCh	R/W					leser					00h
pwm_bri221	2DDh	R/W					leser					00h
pwm_bri222	2DEh	R/W					leser					00h
pwm_bri223	2DFh	R/W					leser					00h
pwm_bri224	2E0h 2E1h	R/W R/W					leser leser					00h 00h
pwm_bri225												
pwm_bri226	2E2h 2E3h	R/W R/W					leser leser					00h 00h
pwm_bri227	2E3h	R/W					leser					00h
pwm_bri228 pwm_bri229	2E4n 2E5h	R/W					leser					00h
pwm_bri230	2E6h	R/W					leser					00h
pwm_bri231	2E7h	R/W					leser					00h
pwm_bri232	2E8h	R/W			16-hits D\^				Oot L6-CSB	n		00h
pwm_bri233	2E9h	R/W			16-bits PWI							00h
pwm_bri234	2EAh	R/W							Oot L6-CSR			00h
<u> </u>	2EBh	R/W			16-bits PWI							00h
pwm_bri235	ZEBII	FX/VV			เด-มเร ۲۷۷	w nigner 8	ว มเเร	10.6] ior	DOI F0-021	7.1		UUN



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri236	2ECh	R/W				Rese	erved				00h
pwm_bri237	2EDh	R/W				Rese	erved				00h
pwm_bri238	2EEh	R/W				Rese	erved				00h
pwm_bri239	2EFh	R/W				Rese	erved				00h
pwm_bri240	2F0h	R/W				Rese	erved				00h
pwm_bri241	2F1h	R/W				Rese	erved				00h
pwm_bri242	2F2h	R/W				Rese	erved				00h
pwm_bri243	2F3h	R/W				Rese	erved				00h
pwm_bri244	2F4h	R/W				Rese	erved				00h
pwm_bri245	2F5h	R/W				Rese	erved				00h
pwm_bri246	2F6h	R/W				Rese	erved				00h
pwm_bri247	2F7h	R/W				Rese	erved				00h
pwm_bri248	2F8h	R/W			16-bits PW	M lower 8 bi	ts [7:0] for [	ot L6-CSG	1		00h
pwm_bri249	2F9h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L6-CSG1							
pwm_bri250	2FAh	R/W		16-bits PWM lower 8 bits [7:0] for Dot L6-CSB1							
pwm_bri251	2FBh	R/W			16-bits PWM	1 higher 8 bi	ts [15:8] for	Dot L6-CSE	31		00h



## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The LP5867 integrates 6 constant current sinks with 7 switching FETs and one LP5867 can drive up to 42 LED dots or 14 RGB pixels and achieve great dimming effect. In smart home, gaming keyboards, and other human-machine interaction applications, the device can greatly improve user experience with small amount of components.

#### 9.2 Typical Application

#### 9.2.1 Application

Figure 9-1 shows an example of typical application, which uses one LP5867 to drive 14 common-anode RGB LEDs through I<sup>2</sup>C communication.




Figure 9-1. Typical Application - LP5867 Driving RGB LEDs (42 LED Dots)

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *LP5867* 

#### 9.2.2 Design Requirements

Table 9-1. Design Parameters

PARAMETER	VALUE
VCC / VIO	3.3V
VLED	5V
RGB LED count	14
Scan number	7
Interface	I <sup>2</sup> C
LED maximum average current (red, green, blue)	4mA, 3mA, 2mA
LED maximum peak current (red, green, blue)	44mA, 33mA, 22mA

#### 9.2.3 Detailed Design Procedure

LP5867 requires an external capacitor  $C_{VCAP}$ , whose value is  $1\mu F$  connected from  $V_{CAP}$  to GND for proper operation of internal LDO. The device must be placed as close to the device as possible.

TI recommends that 1- $\mu$ F capacitors be placed between VCC / VLED with GND, and a 1nF capacitor placed between VIO with GND. Place the capacitors as close to the device as possible.

Pull-up resistors  $R_{pull-up}$  are requirement for SCL and SDA when using I<sup>2</sup>C as communication method. In typical applications, TI recommends 1.8k $\Omega$  to 4.7k $\Omega$  resistors.

To decrease thermal dissipation from device to ambient, resistors  $R_{CS}$  can optionally be placed in serial with the LED. Voltage drop on these resistors must left enough margins for VSAT to ensure the device works normally.

#### 9.2.3.1 Program Procedure

When selecting data refresh Mode 1, outputs are refreshed instantly after data is received.

When selecting data refresh Mode 2/3, VSYNC signal is required for synchronized display. Programming flow is showed as Figure 9-2. To display full pixel of last frame, VSYNC pulse must be sent to the device after the end of last PWM. Time between two pulses  $t_{SYNC}$  must be larger than the whole PWM time of all Dots  $t_{frame}$ . Common selection like 60Hz, 90Hz, 120Hz or even higher refresh frequency can be supported. High pulse width longer than  $t_{SYNC\_H}$  is required at the beginning of each VSYNC frame, and data must not be write to PWM registers during high pulse width.




Figure 9-2. Program Procedure



#### 9.2.4 Application Performance Plots

The following figures show the application performance plots.






Figure 9-3. Scan Lines and Current Sinks Waveforms of SW0, SW1, CSR0(CS0), CSG0(CS1)




PWM frequency = 62.5kHz

Figure 9-4. Scan Lines and Current Sinks Waveforms of SW0, SW1, CSR0(CS0), CSG0(CS1)




PWM frequency = 125kHz

Figure 9-5. Scan Lines and Current Sinks Waveforms of SW0, SW1, CSR0(CS0), CSG0(CS1)




Switch blank time  $t_{SW\_BLK} = 0.5 \mu s$ 

Figure 9-6. Scan Lines Switching Waveforms of SW0, SW1, SW2



Element 0.7. On the Live of Orbitals


Figure 9-7. Scan Lines Switching Waveforms of SW0, SW1, SW2



PWM\_Phase\_Shift = 0h

Figure 9-8. PWM Phase Shift Disabled

Submit Document Feedback



#### 9.3 Power Supply Recommendations

#### 9.3.1 VDD Input Supply Recommendations

LP5867 is designed to operate from a 2.7V to 5.5V VDD voltage supply. This input supply must be well regulated and be able to provide the peak current required by the LED matrix. The resistance of the VDD supply rail must be low enough such that the input current transient does not cause the LP5867 VDD supply voltage to drop below the maximum POR voltage.

#### 9.3.2 VLED Input Supply Recommendations

LP5867 is designed to operate with a 2.7V to 5.5V VLED voltage supply. The VLED supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop, under load transients like start-up or rapid brightness change. The resistance of the input supply rail must be low enough so that the input current transient does not cause the VLED supply voltage to drop below LED  $V_f$  + VSAT voltage.

#### 9.3.3 VIO Input Supply Recommendations

LP5867 is designed to operate with a 1.65V to 5.5V VIO\_EN voltage supply. The VIO\_EN supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop under load transients like startup or rapid brightness change.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

Below guidelines for layout design can help to get a better on-board performance.

- The decoupling capacitors C<sub>VCC</sub> and C<sub>VLED</sub> for power supply must be close to the chip to have minimized
  the impact of high-frequency noise and ripple from power. C<sub>VCAP</sub> for internal LDO must be put as close to
  chip as possible. GND plane connections to C<sub>VLED</sub> and GND pins must be on TOP layer copper with multiple
  vias connecting to system ground plane. C<sub>VIO</sub> for internal enable block also must be put as close to chip as
  possible.
- The exposed thermal pad must be well soldered to the board, which can have better mechanical reliability.
   This action can optimize heat transfer so that increasing thermal performance. The AGND pin must be connected to thermal pad and system ground.
- The major heat flow path from the package to the ambient is through copper on the PCB. Several methods
  can help thermal performance. Below exposed thermal pad of the device, putting much vias through the PCB
  to other ground layer can dissipate more heat. Maximizing the copper coverage on the PCB can increase the
  thermal conductivity of the board.
- Low inductive and resistive path of switch load loop can help to provide a high slew rate. Therefore, path of VLED – SWx must be short and wide and avoid parallel wiring and narrow trace. Transient current in SWx pins is much larger than CSy pins, so that trace for SWx must be wider than CSy.



# 9.4.2 Layout Example




Figure 9-10. LP5867 Layout Example

# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision \* (February 2024) to Revision A (April 2024)

Page

Changed document status from Advance Information to Production Data......



# 12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

YBH0024-C02

## **PACKAGE OUTLINE**

# DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.






## **EXAMPLE BOARD LAYOUT**

# YBH0024-C02

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




# **EXAMPLE STENCIL DESIGN**

# YBH0024-C02

# DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LP5867YBHR	Active	Production	DSBGA (YBH)   24	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LP5867
LP5867YBHR.A	Active	Production	DSBGA (YBH)   24	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LP5867

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025