



Support & training



MC3487 SLLS098D – MAY 1980 – REVISED MARCH 2024

## MC3487 Quadruple Differential Line Driver

### 1 Features

- Meets or exceeds requirements of ANSI TIA/ EIA-422-B and ITU recommendation V.11
- 3-state, TTL-compatible outputs
- Fast transition times
- · High-impedance inputs
- Single 5V supply
- Power-up and power-down protection

## 2 Applications

- Factory automation
- ATM and cash counters
- Smart grid
- AC and servo motor drives

## **3 Description**

The MC3487 offers four independent differential line drivers designed to meet the specifications of ANSI TIA/EIA-422-B and ITU Recommendation V.11. Each driver has a TTL compatible input buffered to reduce current and minimize loading.

The driver outputs uses 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided a highimpedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low.


The MC3487 is designed for best performance when used with the MC3486 quadruple line receiver. The device is available in a 16-pin dual-in-line package and operates from a single 5V supply.


Package information								
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>						
	D (SOIC, 16)	19.3mm × 9.4mm						
MC3486	C3486 N (PDIP, 16)							
	NS (SOP, 16)	10.2mm × 7.8mm						

Package Information

For more information, see Section 10.
 The package size (length × width) is a

The package size (length × width) is a nominal value and includes pins, where applicable.





Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features1	7 Device Functional Modes8
2 Applications1	8 Device and Documentation Support9
3 Description1	8.1 Receiving Notification of Documentation Updates9
4 Pin Configuration and Functions	8.2 Support Resources
5 Specifications	8.3 Trademarks9
5.1 Absolute Maximum Ratings4	8.4 Electrostatic Discharge Caution9
5.2 Recommended Operating Conditions4	8.5 Glossary9
5.3 Thermal Information4	9 Revision History9
5.4 Electrical Characteristics5	10 Mechanical, Packaging, and Orderable
5.5 Switching Characteristics5	Information9
6 Parameter Measurement Information	



## **4** Pin Configuration and Functions




Figure 4-1	. D,	N, or NS	Package	(Top View)
------------	------	----------	---------	------------

### Table 4-1. Pin Functions

PIN			DESCRIPTION				
NAME	NO.						
1A	1	I	Single Ended Data Input for Channel 1				
1Y	2	0	Non-Inverting Output for Differential Driver on Channel 1				
1Z	3	0	Inverting Output of Differnetial Driver on Channel 1				
1,2EN	4	I	Enable Input for Channels 1 and 2				
2Z	5	0	Inverting Output of Differnetial Driver on Channel 2				
2Y	6	0	Non-Inverting Output for Differential Driver on Channel 2				
2A	7	I	Single Ended Data Input for Channel 2				
GND	8	GND	Device Ground				
3A	9	I	Single Ended Data Input for Channel 3				
3Y	10	0	Non-Inverting Output for Differential Driver on Channel 3				
3Z	11	0	Inverting Output of Differential Driver on Channel 3				
3,4EN	12	I	Enable Input for Channels 3 and 4				
4Z	13	0	Inverting Output of Differential Driver on Channel 4				
4Y	14	0	Non-Inverting Output for Differential Driver on Channel 4				
4A	15	I	Single Ended Data Input for Channel 4				
V <sub>CC</sub>	16	Р	5V Power Supply Positive Terminal Connection				

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, GND = Ground.



## **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub> (see <sup>(2)</sup> )	Supply voltage		7	V
VI	Input voltage		5.5	V
Vo	Output voltage		7	V
TJ	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential output voltage, V<sub>OD</sub>, are with respect to the network ground terminal.

### **5.2 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
T <sub>A</sub>	Operating free-air temperature	0		70	°C

### **5.3 Thermal Information**

		D (SOIC)	N (PDIP)	NS (SOP)	UNIT	
			16-PINS			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	84.6	60.6	88.5	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43.5	48.1	46.2	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	43.2	40.6	50.7	°C/W	
ΨJT	Junction-to-top characterization parameter	10.4	27.5	13.5	°C/W	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	42.8	40.3	50.3	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



### **5.4 Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS		MIN	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	l <sub>l</sub> = -18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -20 mA	2.5		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 48 mA		0.5	V
V <sub>OD</sub>	Differential output voltage	R <sub>L</sub> = 100 Ω	See Figure 6-1		2		
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>(1)</sup>	R <sub>L</sub> = 100 Ω	See Figure 6-1			±0.4	V
V <sub>oc</sub>	Common-mode output voltage <sup>(2)</sup>	R <sub>L</sub> = 100 Ω	See Figure 6-1			3	V
Δ V <sub>OC</sub>	Change in magnitude of common- mode output voltage <sup>(1)</sup>	R <sub>L</sub> = 100 Ω	See Figure 6-1			±0.4	V
	Output current with power off	$V_0 = 6 V$			10		
I <sub>O</sub>		$V_{\rm CC} = 0$	V <sub>O</sub> = -0.25 V			-100	μA
	High-impedance-state output	Output anables at 0.9 V	Putput enables at 0.8 V $\frac{V_{O} = 2.7 V}{V_{O} = 0.5 V}$			100	
I <sub>OZ</sub>	current					-100	μA
I <sub>I</sub>	Input current at maximum input voltage	V <sub>I</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			100	μA
I <sub>IH</sub>	High-level input current	V <sub>1</sub> = 2.7 V	V <sub>1</sub> = 2.7 V			50	μA
IIL	Low-level input current	V <sub>1</sub> = 0.5 V				-400	μA
l <sub>os</sub>	Short-circuit output current <sup>(3)</sup>	V <sub>1</sub> = 2 V	V <sub>1</sub> = 2 V			-140	mA
1	Supply current (all drivers)	Outputs disabled				105	mA
I <sub>CC</sub>		Outputs enabled,	No load			85	ШA

(1) ∆<sub>|VOD</sub>| and ∆|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

(2) In ANSI Standard TIA/EIA-422-B, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

(3) Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

### **5.5 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V

	PARAMETER	TEST	TEST CONDITIONS			UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$-C_1 = 15  \text{pF},$	See Figure 6-2		20	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	 	See Figure 0-2		20	115
t <sub>sk</sub>	Skew time	C <sub>L</sub> = 15 pF,	See Figure 6-2		6	ns
t <sub>t(OD)</sub>	Differential-output transition time	C <sub>L</sub> = 15 pF,	See Figure 6-3		20	ns
t <sub>PZH</sub>	Output enable time to high level	- C <sub>1</sub> = 50 pF,	See Figure 6-4		30	ns
t <sub>PZL</sub>	Output enable time to low level	- CL - 30 pr,	See Figure 0-4		30	115
t <sub>PHZ</sub>	Output disable time from high level	- C <sub>1</sub> = 50 pF,	See Figure 6-4		25	ns
t <sub>PLZ</sub>	Output disable time from low level	_ OL = 30 pr,	Gee rigure 0-4		30	115



### **6** Parameter Measurement Information





Figure 6-1. Differential and Common-Mode Output Voltages





**TEST CIRCUIT** 

VOLTAGE WAVEFORMS

A. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50% Z<sub>O</sub> = 50  $\Omega$ .

- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.






- A. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50 \Omega$ .
- B. C<sub>L</sub> includes probe and stray capacitance.

### Figure 6-3. Test Circuit and Voltage Waveforms





VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics:  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50 \Omega$ .
- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

### Figure 6-4. Driver Test Circuit and Voltage Waveforms



## **7 Device Functional Modes**

 Table 7-1. Function Table (Each Driver)

INPUT	OUTPUT ENABLE <sup>(1)</sup>	OUTPUTS			
INFUT		Y	Z		
Н	н	Н	L		
L	н	L	Н		
Х	L	Z	Z		

(1) H = TTL high level, L = TTL low level, X = irrelevant, Z = High impedance




Figure 7-1. Schematics of Inputs and Outputs



### 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision C (February 2004) to Revision D (March 2024)						
•	Changed the numbering format for tables, figures, and cross-references throughout the document	1					

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
MC3487D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	
MC3487DE4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	
MC3487DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC3487N	Samples
MC3487NE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC3487N	Samples
MC3487NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
Γ	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	MC3487DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	MC3487NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

8-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MC3487DR	SOIC	D	16	2500	340.5	336.1	32.0
MC3487NSR	SO	NS	16	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

8-Apr-2024

## TUBE



## - B - Alignment groove width

### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
MC3487D	D	SOIC	16	40	506.6	8	3940	4.32
MC3487D	D	SOIC	16	40	507	8	3940	4.32
MC3487DE4	D	SOIC	16	40	506.6	8	3940	4.32
MC3487DE4	D	SOIC	16	40	507	8	3940	4.32
MC3487N	N	PDIP	16	25	506	13.97	11230	4.32
MC3487N	N	PDIP	16	25	506	13.97	11230	4.32
MC3487NE4	N	PDIP	16	25	506	13.97	11230	4.32
MC3487NE4	N	PDIP	16	25	506	13.97	11230	4.32

# **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated