MF10-N Universal Monolithic Dual Switched Capacitor Filter

Check for Samples: MF10-N

FEATURES

- Easy to Use
- Clock to Center Frequency Ratio Accuracy ±0.6%
- Filter Cutoff Frequency Stability Directly Dependent on External Clock Quality
- Low Sensitivity to External Component Variation
- Separate Highpass (or Notch or Allpass), Bandpass, Lowpass Outputs
- \( f_0 \times Q \) Range up to 200 kHz
- Operation up to 30 kHz
- 20-pin 0.3" Wide PDIP Package
- 20-pin Surface Mount (SOIC) Wide-Body Package

DESCRIPTION

The MF10-N consists of 2 independent and extremely easy to use, general purpose CMOS active filter building blocks. Each block, together with an external clock and 3 to 4 resistors, can produce various 2nd order functions. Each building block has 3 output pins. One of the outputs can be configured to perform either an allpass, highpass or a notch function; the remaining 2 output pins perform lowpass and bandpass functions. The center frequency of the lowpass and bandpass 2nd order functions can be either directly dependent on the clock frequency, or they can depend on both clock frequency and external resistor ratios. The center frequency of the notch and allpass functions is directly dependent on the clock frequency, while the highpass center frequency depends on both resistor ratio and clock. Up to 4th order functions can be performed by cascading the two 2nd order building blocks of the MF10-N; higher than 4th order functions can be obtained by cascading MF10-N packages. Any of the classical filter configurations (such as Butterworth, Bessel, Cauer and Chebyshev) can be formed.

For pin-compatible device with improved performance refer to LMF100 datasheet.
Package in 20 pin molded wide body SOIC and 20 pin PDIP.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (V⁺ – V⁻)</td>
<td>14V</td>
</tr>
<tr>
<td>Voltage at Any Pin</td>
<td>V⁺ + 0.3V</td>
</tr>
<tr>
<td>V⁻ - 0.3V</td>
<td></td>
</tr>
<tr>
<td>Input Current at Any Pin</td>
<td>5 mA</td>
</tr>
<tr>
<td>Package Input Current(3)</td>
<td>20 mA</td>
</tr>
<tr>
<td>Power Dissipation(4)</td>
<td>500 mW</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>150°C</td>
</tr>
<tr>
<td>ESD Susceptability(5)</td>
<td>2000V</td>
</tr>
<tr>
<td>Soldering Information N Package:</td>
<td>10 sec</td>
</tr>
<tr>
<td>(60 Sec.)</td>
<td>260°C</td>
</tr>
<tr>
<td>(15 Sec.)</td>
<td>220°C</td>
</tr>
</tbody>
</table>

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) When the input voltage (Vинф) at any pin exceeds the power supply rails (Vинф < V⁻ or Vинф > V⁺) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by Tₖ(ax) = (Tₖ(ax) - Tₐ)/θja or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, Tₖ(ax) = 125°C, and the typical junction-to-ambient thermal resistance of the MF10ACN/CCN when board mounted is 55°C/W. For the MF10AJ/CCJ, this number increases to 95°C/W and for the MF10ACW1M/CCWM this number is 66°C/W.

(5) Human body model, 100 pF discharged through a 1.5 kΩ resistor.
Operating Ratings

Temperature Range ($T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$) | MF10ACN, MF10CCN, MF10CCWM | $0^\circ \text{C} \leq T_A \leq 70^\circ \text{C}$
--- | --- | ---

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Electrical Characteristics

$V^+ = +5.00\text{V}$ and $V^- = -5.00\text{V}$ unless otherwise specified. **Boldface limits apply for $T_{\text{MIN}}$ to $T_{\text{MAX}}$: all other limits $T_A = T_J = 25^\circ \text{C}$.**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>MF10ACN, MF10CCN, MF10CCWM</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V^+ - V^-$</td>
<td>Supply Voltage</td>
<td>Min</td>
<td>9</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Max</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>$I_S$</td>
<td>Maximum Supply Current</td>
<td>Clock Applied to Pins 10 &amp; 11</td>
<td>8</td>
<td>12</td>
</tr>
<tr>
<td>$I_O$</td>
<td>Center Frequency Range</td>
<td>Min</td>
<td>$I_O \times Q &lt; 200\text{ kHz}$</td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Max</td>
<td>30</td>
<td>20</td>
</tr>
<tr>
<td>$f_{\text{CLK}}$</td>
<td>Clock Frequency Range</td>
<td>Min</td>
<td>5.0</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Max</td>
<td>1.5</td>
<td>1.0</td>
</tr>
<tr>
<td>$f_{\text{CLK}}/I_O$</td>
<td>50:1 Clock to Center Frequency Ratio Deviation</td>
<td>Q = 10, Mode 1</td>
<td>MF10A</td>
<td>$V_{\text{pin12}} = 5\text{V}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Q = 10, Mode 1</td>
<td>MF10C</td>
<td>$V_{\text{pin12}} = 0\text{V}$</td>
</tr>
<tr>
<td>$f_{\text{CLK}}/I_O$</td>
<td>100:1 Clock to Center Frequency Ratio Deviation</td>
<td>Q = 10, Mode 1</td>
<td>MF10A</td>
<td>$V_{\text{pin12}} = 5\text{V}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Q = 10, Mode 1</td>
<td>MF10C</td>
<td>$V_{\text{pin12}} = 0\text{V}$</td>
</tr>
<tr>
<td>$H_{\text{OLP}}$</td>
<td>DC Lowpass Gain</td>
<td>Mode 1 R1 = R2 = 10k</td>
<td>0</td>
<td>±0.2</td>
</tr>
<tr>
<td>$V_{\text{OS1}}$</td>
<td>DC Offset Voltage</td>
<td>Mode 1 R1 = R2 = 10k</td>
<td>±5.0</td>
<td>±20</td>
</tr>
<tr>
<td>$V_{\text{OS2}}$</td>
<td>DC Offset Voltage</td>
<td>Min</td>
<td>$V_{\text{pin12}} = +5\text{V}$</td>
<td>$f_{\text{CLK}}/I_O = 50$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Max</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{OS3}}$</td>
<td>DC Offset Voltage</td>
<td>Min</td>
<td>$V_{\text{pin12}} = +5\text{V}$</td>
<td>$f_{\text{CLK}}/I_O = 50$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Max</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{OUT}}$</td>
<td>Minimum Output</td>
<td>BP, LP Pins</td>
<td>$R_L = 5k$</td>
<td>±4.25</td>
</tr>
<tr>
<td></td>
<td>Voltage Swing</td>
<td>N/AP/HP Pin</td>
<td>$R_L = 3.5k$</td>
<td>±4.25</td>
</tr>
<tr>
<td>$\text{GBW}$</td>
<td>Op Amp Gain BW Product</td>
<td></td>
<td>2.5</td>
<td>MHz</td>
</tr>
<tr>
<td>$\text{SR}$</td>
<td>Op Amp Slew Rate</td>
<td></td>
<td>7</td>
<td>V/μs</td>
</tr>
</tbody>
</table>

(1) **Typicals are at 25°C and represent most likely parametric norm.**
(2) **Tested limits are ensured to AOQL (Average Outgoing Quality Level).**
(3) **Design limits are specified but not 100% tested. These limits are not used to calculate outgoing quality levels.**
(4) **The accuracy of the Q value is a function of the center frequency ($f_O$). This is illustrated in the curves under the heading **Typical Performance Characteristics**.**
(5) $V_{\text{OS1}}, V_{\text{OS2}},$ and $V_{\text{OS3}}$ refer to the internal offsets as discussed in **OFFSET VOLTAGE**.
Electrical Characteristics (continued)

\( V^+ = +5.00\text{V} \) and \( V^- = -5.00\text{V} \) unless otherwise specified. **Boldface limits apply for** \( T_{\text{MIN}} \) **to** \( T_{\text{MAX}} \); all other limits \( T_A = T_J = 25^\circ\text{C} \).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>MF10ACN, MF10CCN, MF10CCWM</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Typical</td>
</tr>
<tr>
<td>Dynamic Range(^{(6)})</td>
<td>V(<em>{\text{pin12}}) = +5V, ((f</em>{\text{CLK}}/f_O = 50))</td>
<td>83</td>
<td></td>
</tr>
<tr>
<td></td>
<td>V(<em>{\text{pin12}}) = 0V, ((f</em>{\text{CLK}}/f_O = 100))</td>
<td>80</td>
<td></td>
</tr>
<tr>
<td>I(_{\text{SC}})</td>
<td>Maximum Output Short Circuit Current(^{(7)})</td>
<td>Source</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sink</td>
<td>3.0</td>
</tr>
</tbody>
</table>

\(^{(6)}\) For ±5V supplies the dynamic range is referenced to 2.82V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 \( \mu \text{V} \) rms for the MF10-N with a 50:1 CLK ratio and 280 \( \mu \text{V} \) rms for the MF10-N with a 100:1 CLK ratio.

\(^{(7)}\) The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst case conditions.

Logic Input Characteristics

**Boldface limits apply for** \( T_{\text{MIN}} \) **to** \( T_{\text{MAX}} \); all other limits \( T_A = T_J = 25^\circ\text{C} \)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MF10ACN, MF10CCN, MF10CCWM</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS Clock Input Voltage</td>
<td>Min Logical “1” ( V^+ = +5V, V^- = -5V, V_{\text{LSh}} = 0V )</td>
<td>+3.0</td>
</tr>
<tr>
<td></td>
<td>Max Logical “0”</td>
<td>-3.0</td>
</tr>
<tr>
<td></td>
<td>Min Logical “1” ( V^+ = +10V, V^- = 0V, V_{\text{LSh}} = +5V )</td>
<td>+8.0</td>
</tr>
<tr>
<td></td>
<td>Max Logical “0”</td>
<td>+2.0</td>
</tr>
<tr>
<td>TTL Clock Input Voltage</td>
<td>Min Logical “1” ( V^+ = +5V, V^- = -5V, V_{\text{LSh}} = 0V )</td>
<td>+2.0</td>
</tr>
<tr>
<td></td>
<td>Max Logical “0”</td>
<td>+0.8</td>
</tr>
<tr>
<td></td>
<td>Min Logical “1” ( V^+ = +10V, V^- = 0V, V_{\text{LSh}} = 0V )</td>
<td>+2.0</td>
</tr>
<tr>
<td></td>
<td>Max Logical “0”</td>
<td>+0.8</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Typical are at \( 25^\circ\text{C} \) and represent most likely parametric norm.

\(^{(2)}\) Tested limits are ensured to AOQL (Average Outgoing Quality Level).

\(^{(3)}\) Design limits are specified but not 100% tested. These limits are not used to calculate outgoing quality levels.

Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated

Product Folder Links: MF10-N
Typical Performance Characteristics

Power Supply Current vs. Power Supply Voltage

![Graph showing Power Supply Current vs. Power Supply Voltage](image)

**Figure 1.**

Positive Output Voltage Swing vs. Load Resistance (N/AP/HP Output)

![Graph showing Positive Output Voltage Swing vs. Load Resistance](image)

**Figure 2.**

Negative Output Voltage Swing vs. Load Resistance (N/AP/HP Output)

![Graph showing Negative Output Voltage Swing vs. Load Resistance](image)

**Figure 3.**

Positive Output Swing vs. Temperature

![Graph showing Positive Output Swing vs. Temperature](image)

**Figure 5.**

Crosstalk vs. Clock Frequency

![Graph showing Crosstalk vs. Clock Frequency](image)

**Figure 6.**
Typical Performance Characteristics (continued)

Q Deviation vs. Temperature

![Graph of Q Deviation vs. Temperature](image1)

Figure 7.

Q Deviation vs. Temperature

![Graph of Q Deviation vs. Temperature](image2)

Figure 8.

Q Deviation vs. Clock Frequency

![Graph of Q Deviation vs. Clock Frequency](image3)

Figure 9.

Q Deviation vs. Clock Frequency

![Graph of Q Deviation vs. Clock Frequency](image4)

Figure 10.

f_{CLK}/f_O Deviation vs. Temperature

![Graph of f_{CLK}/f_O Deviation vs. Temperature](image5)

Figure 11.

f_{CLK}/f_O Deviation vs. Temperature

![Graph of f_{CLK}/f_O Deviation vs. Temperature](image6)

Figure 12.
Typical Performance Characteristics (continued)

\[ f_{\text{CLK}/f_0} \text{ Deviation vs. lock Frequency} \]

\[ V_s = \pm 5V \]
\[ T_a = 25^\circ C \]

\[ \text{NOMINAL } Q = 10.0 \]
\[ \text{MODE 1} \]
\[ f_{\text{CLK}} = 100:1 \]

\[ \text{CLOCK FREQUENCY (kHz)} \]

Figure 13.

\[ f_{\text{CLK}/f_0} \text{ Deviation vs. Clock Frequency} \]

\[ V_s = \pm 5V \]
\[ T_a = 25^\circ C \]

\[ \text{NOMINAL } Q = 10.0 \]
\[ \text{MODE 1} \]
\[ f_{\text{CLK}} = 50:1 \]

\[ \text{CLOCK FREQUENCY (kHz)} \]

Figure 14.

\[ \text{Deviation of } f_{\text{CLK}/f_0} \text{ vs. Nominal } Q \]

\[ V_{\pm} = \pm 5V \]
\[ T_a = 25^\circ C \]
\[ V_{\text{PIN12}} = +5V \]

\[ f_{\text{CLK}} - f_0 \text{ - DEVIATION (\%)} \]

\[ \text{NOMINAL } Q \]

Figure 15.

\[ \text{Deviation of } f_{\text{CLK}/f_0} \text{ vs. Nominal } Q \]

\[ V_{\pm} = \pm 5V \]
\[ T_a = 25^\circ C \]
\[ V_{\text{PIN12}} = 0V \]

\[ f_{\text{CLK}} - f_0 \text{ - DEVIATION (\%)} \]

\[ \text{NOMINAL } Q \]

Figure 16.
PIN DESCRIPTIONS

LP(1,20), BP(2,19), N/AP/HP(3,18) The second order lowpass, bandpass and notch/allpass/highpass outputs. These outputs can typically sink 1.5 mA and source 3 mA. Each output typically swings to within 1V of each supply.

INV(4,17) The inverting input of the summing op-amp of each filter. These are high impedance inputs, but the non-inverting input is internally tied to AGND, making INV_A and INV_B behave like summing junctions (low impedance, current inputs).

S1(5,16) S1 is a signal input pin used in the allpass filter configurations (see modes 4 and 5). The pin should be driven with a source impedance of less than 1 kΩ. If S1 is not driven with a signal it should be tied to AGND (mid-supply).

S_A/B(6) This pin activates a switch that connects one of the inputs of each filter's second summer to either AGND (S_A/B tied to V^) or to the lowpass (LP) output (S_A/B tied to V^). This offers the flexibility needed for configuring the filter in its various modes of operation.

V_A^+(7), V_D^+(8) Analog positive supply and digital positive supply. These pins are internally connected through the IC substrate and therefore V_A^+ and V_D^+ should be derived from the same power supply source. They have been brought out separately so they can be bypassed by separate capacitors, if desired. They can be externally tied together and bypassed by a single capacitor.

V_A^−(14), V_D^−(13) Analog and digital negative supplies. The same comments as for V_A^+ and V_D^+ apply here.

LSh(9) Level shift pin; it accommodates various clock levels with dual or single supply operation. With dual ±5V supplies, the MF10-N can be driven with CMOS clock levels (±5V) and the LSh pin should be tied to the system ground. If the same supplies as above are used but only TTL clock levels, derived from 0V to +5V supply, are available, the LSh pin should be tied to the system ground. For single supply operation (0V and +10V) the V_A^−, V_D^− pins should be connected to the system ground, the AGND pin should be biased at +5V and the LSh pin should also be tied to the system ground for TTL clock levels. LSh should be biased at +5V for CMOS clock levels in 10V single-supply applications.

CLKA(10), CLKB(11) Clock inputs for each switched capacitor filter building block. They should both be of the same level (TTL or CMOS). The level shift (LSh) pin description discusses how to accommodate their levels. The duty cycle of the clock should be close to 50% especially when clock frequencies above 200 kHz are used. This allows the maximum time for the internal op-amps to settle, which yields optimum filter operation.

50/100/CL(12) By tying this pin high a 50:1 clock-to-filter-center-frequency ratio is obtained. Tying this pin at mid-supplies (i.e. analog ground with dual supplies) allows the filter to operate at a 100:1 clock-to-center-frequency ratio. When the pin is tied low (i.e., negative supply with dual supplies), a simple current limiting circuit is triggered to limit the overall supply current down to about 2.5 mA. The filtering action is then aborted.

AGND(15) This is the analog ground pin. This pin should be connected to the system ground for dual supply operation or biased to mid-supply for single supply operation. For a further discussion of mid-supply biasing techniques see the Applications Information. For optimum filter performance a “clean” ground must be provided.

Definition of Terms

fCLK: the frequency of the external clock signal applied to pin 10 or 11.

f_0: center frequency of the second order function complex pole pair. f_0 is measured at the bandpass outputs of the MF10-N, and is the frequency of maximum bandpass gain (Figure 17).

f_notch: the frequency of minimum (ideally zero) gain at the notch outputs.

f_z: the center frequency of the second order complex zero pair, if any. If f_z is different from f_0 and if Q_z is high, it can be observed as the frequency of a notch at the allpass output (Figure 26).

Q: “quality factor” of the 2nd order filter. Q is measured at the bandpass outputs of the MF10-N and is equal to f_0 divided by the −3 dB bandwidth of the 2nd order bandpass filter (Figure 17). The value of Q determines the shape of the 2nd order filter responses as shown in Figure 22.
Q₂: the quality factor of the second order complex zero pair, if any. Q₂ is related to the allpass characteristic, which is written:

\[ H_{\text{AP}}(s) = \frac{H_{\text{OAP}} \left( s^2 - \frac{\omega_0}{Q_2} s + \omega_0^2 \right)}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2} \]  

(1)

where Q₂ = Q for an all-pass response.

H_{\text{OBP}}: the gain (in V/V) of the bandpass output at f = f_0.

H_{\text{OLP}}: the gain (in V/V) of the lowpass output as f → 0 Hz (Figure 18).

H_{\text{OHP}}: the gain (in V/V) of the highpass output as f → f_{CLK}/2 (Figure 19).

H_{\text{ON}}: the gain (in V/V) of the notch output as f → 0 Hz and as f → f_{CLK}/2, when the notch filter has equal gain above and below the center frequency (Figure 20). When the low-frequency gain differs from the high-frequency gain, as in modes 2 and 3a (Figure 27 and Figure 24), the two quantities below are used in place of H_{\text{ON}}.

H_{\text{ON1}}: the gain (in V/V) of the notch output as f → 0 Hz.

H_{\text{ON2}}: the gain (in V/V) of the notch output as f → f_{CLK}/2.
Figure 17. 2nd-Order Bandpass Response
Figure 18. 2nd-Order Low-Pass Response

\[ H_{LP}(s) = \frac{H_{OLP} \omega_0^2}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2} \]

\[ f_c = f_0 \sqrt{1 - \frac{1}{2Q^2}} + \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + 1} \]

\[ f_p = f_0 \sqrt{1 - \frac{1}{2Q^2}} \]

\[ H_{OP} = H_{OLP} \times \frac{1}{Q \sqrt{1 - \frac{1}{4Q^2}}} \]
Figure 19. 2nd-Order High-Pass Response

\[ H_{HP}(s) = \frac{H_{OHP}s^2}{s^2 + \frac{s\omega_Q}{Q} + \omega_Q^2} \]

\[ f_C = f_O \times \left[ \sqrt{\left(1 - \frac{1}{2Q^2}\right)} + \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + 1} \right]^{-1} \]

\[ f_P = f_O \times \left[ \sqrt{1 - \frac{1}{2Q^2}} \right]^{-1} \]

\[ H_{HP} = H_{OHP} \times \frac{1}{Q \sqrt{1 - \frac{1}{4Q^2}}} \]
Figure 20. 2nd-Order Notch Response
Figure 21. 2nd-Order All-Pass Response

\[ H_{\text{AP}}(s) = \frac{s^2 - \frac{s\omega_0}{Q} + \omega_0^2}{s^2 + \frac{s\omega_0}{Q} + \omega_0^2} \]

Figure 22. Response of various 2nd-order filters as a function of Q. Gains and center frequencies are normalized to unity.
Modes of Operation

The MF10-N is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF10-N closely approximates continuous filters, the following discussion is based on the well known frequency domain. Each MF10-N can produce a full 2nd order function. See Table 1 for a summary of the characteristics of the various modes.

**MODE 1: Notch 1, Bandpass, Lowpass Outputs:**

\[
\text{MODE 1: Notch 1, Bandpass, Lowpass Outputs:} \quad f_{\text{notch}} = f_0 \ \text{(See Figure 23)}
\]

- \(f_0\) = center frequency of the complex pole pair
- \(f_{\text{notch}}\) = center frequency of the imaginary zero pair = \(f_0\).

\[
H_{\text{OLP}} = \text{Lowpass gain (as } f \rightarrow 0) = \frac{R_2}{R_1}
\]

\[
H_{\text{OBP}} = \text{Bandpass gain (at } f = f_0) = \frac{R_3}{R_1}
\]

\[
H_{\text{ON}} = \text{Notch output gain as } f \rightarrow f_{\text{CLK/2}} = -\frac{R_2}{R_1}
\]

\[
Q = \frac{f_0}{BW} = \frac{R_3}{R_2}
\]

\(Q\) = quality factor of the complex pole pair

\(BW\) = the −3 dB bandwidth of the bandpass output.

**Circuit dynamics:**

\[
H_{\text{OLP}} = \frac{H_{\text{OBP}}}{Q} \quad \text{or} \quad H_{\text{OBP}} = H_{\text{OLP}} \times Q
\]

\[
H_{\text{ON}} \times Q
\]

\[
H_{\text{OLP(peak)}} = Q \times H_{\text{OLP}} \text{ (for high } Q's)
\]

**MODE 1a: Non-Inverting BP, LP** (See Figure 24)

\[
f_0 = \frac{f_{\text{CLK}}}{100} \quad \text{or} \quad f_{\text{CLK}}
\]

\[
Q = \frac{R_3}{R_2}
\]

\[
H_{\text{OLP}} = -1; \ H_{\text{OLP(peak)}} \approx Q \times H_{\text{OLP}} \text{ (for high } Q's)
\]

\[
H_{\text{OBP1}} = \frac{R_3}{R_2}
\]

\[
H_{\text{OBP2}} = 1 \text{ (Non-Inverting)}
\]

**Circuit Dynamics:**

\[H_{\text{OBP1}} = Q\]
$V_{IN}$ should be driven from a low impedance ($<1\, k\Omega$) source.

**MODE 2: Notch 2, Bandpass, Lowpass: $f_{\text{notch}} < f_O$ (See Figure 25)**

$$f_O = \text{center frequency}$$
$$= \frac{f_{\text{CLK}}}{100} \sqrt{\frac{R_2}{R_4}} + 1 \text{ or } \frac{f_{\text{CLK}}}{50} \sqrt{\frac{R_2}{R_4}} + 1$$

$$f_{\text{notch}} = \frac{f_{\text{CLK}}}{100} \text{ or } \frac{f_{\text{CLK}}}{50}$$

$$Q = \text{quality factor of the complex pole pair}$$

$$= \frac{\sqrt{R_2/R_4} + 1}{R_2/R_3}$$

$$H_{\text{OLP}} = \text{Lowpass output gain (as } f \to 0)$$

$$= \frac{R_2}{R_2/R_1}$$

$$H_{\text{OBP}} = \text{Bandpass output gain (at } f = f_O = -\frac{R_3}{R_1}$$

$$H_{\text{ON}1} = \text{Notch output gain (as } f \to 0)$$

$$= \frac{R_2}{R_2/R_1}$$

$$H_{\text{ON}2} = \text{Notch output gain (as } f \to \frac{f_{\text{CLK}}}{2}) = -\frac{R_2}{R_1}$$

Filter dynamics: $H_{\text{OBP}} = Q \sqrt{H_{\text{OLP}} H_{\text{ON}2}} = \sqrt{H_{\text{ON}1} H_{\text{ON}2}}$

**MODE 3: Highpass, Bandpass, Lowpass Outputs (See Figure 26)**

$$f_O = \frac{f_{\text{CLK}}}{100} \sqrt{\frac{R_2}{R_4}} \text{ or } \frac{f_{\text{CLK}}}{50} \sqrt{\frac{R_2}{R_4}}$$

$$Q = \text{quality factor of the complex pole pair}$$

$$= \sqrt{\frac{R_2}{R_4} \div R_2}$$

$$H_{\text{OHP}} = \text{Highpass Gain (as } f \to \frac{f_{\text{CLK}}}{2}) = -\frac{R_2}{R_1}$$

$$H_{\text{OBP}} = \text{Lowpass Gain (at } f = f_O) = -\frac{R_3}{R_1}$$

$$H_{\text{OLP}} = \text{Lowpass Gain (as } f \to 0) = -\frac{R_4}{R_1}$$

Circuit dynamics: $\frac{R_2}{R_4} = H_{\text{OHP}}$, $H_{\text{OBP}} = \sqrt{H_{\text{OHP}} \times H_{\text{OLP}}} \times Q$

$H_{\text{OLP(peak)}} \approx Q \times H_{\text{OLP}}$ (for high $Q$'s)

$H_{\text{OHP(peak)}} \approx Q \times H_{\text{OHP}}$ (for high $Q$'s)
In Mode 3, the feedback loop is closed around the input summing amplifier; the finite GBW product of this op amp causes a slight Q enhancement. If this is a problem, connect a small capacitor (10 pF – 100 pF) across R4 to provide some phase lead.

Figure 26. MODE 3
MODE 3a: HP, BP, LP and Notch with External Op Amp (See Figure 27)

\[ f_0 = \frac{f_{CLK}}{100} \times \frac{R_2^2}{R_4} \quad \text{or} \quad \frac{f_{CLK}}{50} \times \frac{R_2^2}{R_4} \]

\[ Q = \sqrt{\frac{R_2}{R_4} \times \frac{R_3}{R_2}} \]

\[ H_{OHP} = \frac{R_2}{R_1} \]

\[ H_{OBP} = \frac{R_3}{R_1} \]

\[ H_{OLP} = \frac{R_4}{R_1} \]

\[ f_n = \text{notch frequency} = \frac{f_{CLK}}{100} \sqrt{\frac{R_h}{R_i}} \quad \text{or} \quad \frac{f_{CLK}}{50} \sqrt{\frac{R_h}{R_i}} \]

\[ H_{ON} = \text{gain of notch at} \quad f = f_0 = \left| Q \left( \frac{R_g}{R_i} H_{OLP} - \frac{R_g}{R_h} H_{OHP} \right) \right| \]

\[ H_{n1} = \text{gain of notch (as } f \to 0) = \frac{R_g}{R_i} \times H_{OLP} \]

\[ H_{n2} = \text{gain of notch (as } f \to \frac{f_{CLK}}{2}) = -\frac{R_g}{R_h} \times H_{OHP} \]

(10)

MODE 4: Allpass, Bandpass, Lowpass Outputs (See Figure 28)

\[ f_0 = \text{center frequency} \]

\[ = \frac{f_{CLK}}{100} \quad \text{or} \quad \frac{f_{CLK}}{50} \]

\[ f_z^* = \text{center frequency of the complex zero} \approx f_0 \]

\[ Q = \frac{f_0}{BW} = \frac{R_3}{R_2} \]

\[ Q_Z = \text{quality factor of complex zero pair} = \frac{R_3}{R_1} \]

For AP output make \( R_1 = R_2 \)

\[ H_{OAP}^* = \text{Allpass gain (at } 0 < f < \frac{f_{CLK}}{2}) = -\frac{R_2}{R_1} = -1 \]

\[ H_{OLP} = \text{Lowpass gain (as } f \to 0) \]

\[ = -\left( \frac{R_2}{R_1 + 1} \right) = -2 \]

\[ H_{OBP} = \text{Bandpass gain (at } f = f_0) \]

\[ = -\frac{R_3}{R_2} \left( 1 + \frac{R_2}{R_1} \right) = -2 \left( \frac{R_3}{R_2} \right) \]

Circuit Dynamics: \( H_{OBP} = (H_{OLP}) \times Q = (H_{OAP} + 1)Q \)

(11)

*Due to the sampled data nature of the filter, a slight mismatch of \( f_z \) and \( f_0 \) occurs causing a 0.4 dB peaking around \( f_0 \) of the allpass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.*
MODE 5: Numerator Complex Zeros, BP, LP (See Figure 29)

\[
\begin{align*}
    f_O & = \sqrt{1 + \frac{R2}{R4} \times \frac{f_{CLK}}{100}} \\
    f_z & = \sqrt{1 - \frac{R2}{R4} \times \frac{f_{CLK}}{100}} \\
    Q & = \sqrt{1 + \frac{R2}{R4}} \times \frac{R3}{R2} \\
    Q_z & = \sqrt{1 - \frac{R1}{R4}} \times \frac{R3}{R1} \\
    H_{0z1} & = \text{gain at C.Z. output (as } f \rightarrow 0 \text{ Hz)} \quad \frac{-R2(R4 - R1)}{R1(R2 + R4)} \\
    H_{0z2} & = \text{gain at C.Z. output (as } f \rightarrow \frac{f_{CLK}}{2}) \quad \frac{-R2}{R1} \\
    H_{OBP} & = \left(\frac{R2}{R1} + 1\right) \times \frac{R3}{R2} \\
    H_{OLP} & = \left(\frac{R2 + R1}{R2 + R4}\right) \times \frac{R4}{R1}
\end{align*}
\]
MODE 6a: Single Pole, HP, LP Filter (See Figure 30)

\[ f_c = \frac{R_2}{R_3} \frac{f_{CLK}}{100} \]

\[ H_{OLP} = \frac{R_3}{R_1} \]

\[ H_{OHP} = \frac{R_2}{R_1} \]

(13)

MODE 6b: Single Pole LP Filter (Inverting and Non-Inverting) (See Figure 31)

\[ f_c = \frac{R_2}{R_3} \frac{f_{CLK}}{100} \]

\[ H_{OLP_1} = 1 \text{ (non-inverting)} \]

\[ H_{OLP_2} = \frac{R_3}{R_2} \]

(14)
Table 1. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios.

<table>
<thead>
<tr>
<th>Mode</th>
<th>BP</th>
<th>LP</th>
<th>HP</th>
<th>N</th>
<th>AP</th>
<th>Number of Resistors</th>
<th>Adjustable $f_{CLK}/f_O$</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1a</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>3</td>
<td>Yes (above $f_{CLK}/50$ or $f_{CLK}/100$)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>4</td>
<td>Yes</td>
<td>Universal State-Variable Filter. Best general-purpose mode.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3a</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>7</td>
<td>Yes</td>
<td>As above, but also includes resistor-tuneable notch.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>3</td>
<td>No</td>
<td>Gives Allpass response with $H_{OAP} = -1$ and $H_{OLP} = -2$.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>4</td>
<td>Gives flatter allpass response than above if $R_1 = R_2 = 0.02R_4$.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6a</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>3</td>
<td>Single pole.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6b</td>
<td>HOLP1 = +1</td>
<td>HOLP2 = -R3/R2</td>
<td>2</td>
<td>Single pole.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
APPLICATIONS INFORMATION

The MF10-N is a general-purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input \( f_{\text{CLK}} \). By connecting pin 12 to the appropriate DC voltage, the filter center frequency \( f_o \) can be made equal to either \( f_{\text{CLK}}/100 \) or \( f_{\text{CLK}}/50 \). \( f_o \) can be very accurately set (within \( \pm 6\% \)) by using a crystal clock oscillator, or can be easily varied over a wide frequency range by adjusting the clock frequency. If desired, the \( f_{\text{CLK}}/f_o \) ratio can be altered by external resistors as in Figure 25, Figure 26, Figure 27, Figure 29, Figure 30, and Figure 31. The filter Q and gain are determined by external resistors.

All of the five second-order filter types can be built using either section of the MF10-N. These are illustrated in Figure 17 through Figure 21 along with their transfer functions and some related equations. Figure 22 shows the effect of Q on the shapes of these curves. When filter orders greater than two are desired, two or more MF10-N sections can be cascaded.

DESIGN EXAMPLE

In order to design a second-order filter section using the MF10-N, we must define the necessary values of three parameters: \( f_o \), the filter section's center frequency; \( H_0 \), the passband gain; and the filter's Q. These are determined by the characteristics required of the filter being designed.

As an example, let's assume that a system requires a fourth-order Chebyshev low-pass filter with 1 dB ripple, unity gain at DC, and 1000 Hz cutoff frequency. As the system order is four, it is realizable using both second-order sections of an MF10-N. Many filter design texts include tables that list the characteristics (\( f_o \) and Q) of each of the second-order filter sections needed to synthesize a given higher-order filter. For the Chebyshev filter defined above, such a table yields the following characteristics:

- \( f_{oA} = 529 \text{ Hz} \), \( Q_A = 0.785 \)
- \( f_{oB} = 993 \text{ Hz} \), \( Q_B = 3.559 \)

For unity gain at DC, we also specify:

- \( H_{0A} = 1 \)
- \( H_{0B} = 1 \)

The desired clock-to-cutoff-frequency ratio for the overall filter of this example is 100 and a 100 kHz clock signal is available. Note that the required center frequencies for the two second-order sections will not be obtainable with clock-to-center-frequency ratios of 50 or 100. It will be necessary to adjust \( \frac{f_{\text{CLK}}}{f_o} \) externally. From Table 1, we see that Mode 3 can be used to produce a low-pass filter with resistor-adjustable center frequency.

In most filter designs involving multiple second-order stages, it is best to place the stages with lower Q values ahead of stages with higher Q, especially when the higher Q is greater than 0.707. This is due to the higher relative gain at the center frequency of a higher-Q stage. Placing a stage with lower Q ahead of a higher-Q stage will provide some attenuation at the center frequency and thus help avoid clipping of signals near this frequency. For this example, stage A has the lower Q (0.785) so it will be placed ahead of the other stage.

For the first section, we begin the design by choosing a convenient value for the input resistance: \( R_{1A} = 20k \). The absolute value of the passband gain \( H_{\text{OLPA}} \) is made equal to 1 by choosing \( R_{4A} \) such that: \( R_{4A} = \frac{-H_{\text{OLPA}}R_{1A}}{R_{1A}} = 20k \). If the 50/100/CL pin is connected to mid-supply for nominal 100:1 clock-to-center-frequency ratio, we find \( R_{2A} \) by:

\[
R_{2A} = \frac{R_{2A}}{R_{2A}R_{4A}} = \frac{f_{oA}^2}{(f_{\text{CLK}}/100)^2} = 2 \times 10^4 \times \frac{(529)^2}{(1000)^2} = 5.6k \text{ and}
\]

\[
R_{3A} = \frac{Q_A}{R_{2A}R_{4A}} = \frac{0.785 \times 5.6 \times 10^3 \times 2 \times 10^4}{5.6} = 8.3k
\]

The resistors for the second section are found in a similar fashion:
The complete circuit is shown in Figure 32 for split ±5V power supplies. Supply bypass capacitors are highly recommended.

\[
R_{1B} = 20k \\
R_{4B} = R_{1B} = 20k \\
R_{2B} = \frac{f_{0B}^2}{(f_{CLK}/1000)^2} = 20k \frac{(993)^2}{(1000)^2} = 19.7k \\
R_{9B} = Q_B \cdot R_{2B}R_{4B} = 3.559 \cdot 1.97 \times 10^4 \times 2 \times 10^4 = 70.6k
\]

Figure 32. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. ±5V Power Supply. 0V–5V TTL or −5V ±5V CMOS Logic Levels.

Figure 33. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. Single +10V Power Supply. 0V–5V TTL Logic Levels. Input Signals Should be Referred to Half-Supply or Applied through a Coupling Capacitor.
SINGLE SUPPLY OPERATION

The MF10-N can also operate with a single-ended power supply. Figure 33 shows the example filter with a single-ended power supply. \( V_{A^+} \) and \( V_{D^+} \) are again connected to the positive power supply (8V to 14V), and \( V_{A^-} \) and \( V_{D^-} \) are connected to ground. The \( \text{A_{GND}} \) pin must be tied to \( V^+/2 \) for single supply operation. This half-supply point should be very “clean”, as any noise appearing on it will be treated as an input to the filter. It can be derived from the supply voltage with a pair of resistors and a bypass capacitor (See Figure 34), or a low-impedance half-supply voltage can be made using a three-terminal voltage regulator or an operational amplifier (See Figure 34 and Figure 34). The passive resistor divider with a bypass capacitor is sufficient for many applications, provided that the time constant is long enough to reject any power supply noise. It is also important that the half-supply reference present a low impedance to the clock frequency, so at very low clock frequencies the regulator or op-amp approaches may be preferable because they will require smaller capacitors to filter the clock frequency. The main power supply voltage should be clean (preferably regulated) and bypassed with 0.1 \( \mu \)F.

DYNAMIC CONSIDERATIONS

The maximum signal handling capability of the MF10-N, like that of any active filter, is limited by the power supply voltages used. The amplifiers in the MF10-N are able to swing to within about 1V of the supplies, so the input signals must be kept small enough that none of the outputs will exceed these limits. If the MF10-N is operating on \( \pm 5V \), for example, the outputs will clip at about \( 8 \, V_{p-p} \). The maximum input voltage multiplied by the filter gain should therefore be less than \( 8 \, V_{p-p} \).

Note that if the filter Q is high, the gain at the lowpass or highpass outputs will be much greater than the nominal filter gain (Figure 22). As an example, a lowpass filter with a Q of 10 will have a 20 dB peak in its amplitude response at \( f_0 \). If the nominal gain of the filter \( H_{OLP} \) is equal to 1, the gain at \( f_0 \) will be 10. The maximum input signal at \( f_0 \) must therefore be less than 800 m\( V_{p-p} \) when the circuit is operated on \( \pm 5V \) supplies.

Also note that one output can have a reasonable small voltage on it while another is saturated. This is most likely for a circuit such as the notch in Mode 1 (Figure 23). The notch output will be very small at \( f_0 \), so it might appear safe to apply a large signal to the input. However, the bandpass will have its maximum gain at \( f_0 \) and can clip if overdriven. If one output clips, the performance at the other outputs will be degraded, so avoid overdriving any filter section, even ones whose outputs are not being directly used. Accompanying Figure 23 through Figure 31 are equations labeled “circuit dynamics”, which relate the Q and the gains at the various outputs. These should be consulted to determine peak circuit gains and maximum allowable signals for a given application.

OFFSET VOLTAGE

The MF10-N’s switched capacitor integrators have a higher equivalent input offset voltage than would be found in a typical continuous-time active filter integrator. Figure 35 shows an equivalent circuit of the MF10-N from which the output DC offsets can be calculated. Typical values for these offsets with \( S_{A/B} \) tied to \( V^+ \) are:

\[
\begin{align*}
V_{os1} &= \text{opamp offset} = \pm 5 \, \text{mV} \\
V_{os2} &= -150 \, \text{mV} @ 50:1 \quad -300 \, \text{mV} @ 100:1 \\
V_{os3} &= -70 \, \text{mV} @ 50:1 \quad -140 \, \text{mV} @ 100:1
\end{align*}
\]
When \(S_{A/B}\) is tied to \(V^*\), \(V_{os2}\) will approximately halve. The DC offset at the BP output is equal to the input offset of the lowpass integrator (\(V_{os3}\)). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions.

**Mode 1 and Mode 4**

\[
V_{os(N)} = V_{os1}\left(1 + \frac{1}{|H_{OLP}|}\right) - \frac{V_{os3}}{Q}
\]

\[
V_{os(BP)} = V_{os3}
\]

\[
V_{os(LP)} = V_{os(N)} - V_{os2}
\]

**Mode 1a**

\[
V_{os(N,INV,BP)} = \left(1 + \frac{1}{Q}\right)V_{os1} - \frac{V_{os3}}{Q}
\]

\[
V_{os(INV,BP)} = V_{os3}
\]

\[
V_{os(LP)} = V_{os(N,INV,BP)} - V_{os2}
\]

(18)

**Mode 2 and Mode 5**

\[
V_{os(N)} = \left(\frac{R2}{R_p} + 1\right)V_{os1} \frac{1}{1 + R2/R4

+ V_{os2}\frac{1}{1 + R4/R2} - \frac{V_{os3}}{Q} \left(1 + \frac{R2}{R4}\right)

R_p = \frac{R1}{R3} / R4
\]

\[
V_{os(BP)} = V_{os3}
\]

\[
V_{os(LP)} = V_{os(N)} - V_{os2}
\]

(19)

**Mode 3**

\[
V_{os(HP)} = V_{os2}
\]

\[
V_{os(BP)} = V_{os3}
\]

\[
V_{os(LP)} = V_{os1}\left(1 + \frac{R4}{R_p}\right) - V_{os2}\left(\frac{R4}{R2}\right)

- V_{os3}\left(\frac{R4}{R3}\right)

R_p = \frac{R1}{R2} / R3
\]

Figure 35. MF10-N Offset Voltage Sources
For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower AC signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change $f_{O}$ and $Q$. When operating in Mode 3, offsets can become excessively large if $R_2$ and $R_4$ are used to make $f_{CLK}/f_{O}$ significantly higher than the nominal value, especially if $Q$ is also high. An extreme example is a bandpass filter having unity gain, a $Q$ of 20, and $f_{CLK}/f_{O} = 250$ with pin 12 tied to ground (100:1 nominal). $R_4/R_2$ will therefore be equal to 6.25 and the offset voltage at the lowpass output will be about +1V. Where necessary, the offset voltage can be adjusted by using the circuit of Figure 36. This allows adjustment of $V_{OS1}$, which will have varying effects on the different outputs as described in the above equations. Some outputs cannot be adjusted this way in some modes, however ($V_{OS(BP)}$ in modes 1a and 3, for example).

**SAMPLED DATA SYSTEM CONSIDERATIONS**

The MF10-N is a sampled data filter, and as such, differs in many ways from conventional continuous-time filters. An important characteristic of sampled-data systems is their effect on signals at frequencies greater than one-half the sampling frequency. (The MF10-N's sampling frequency is the same as its clock frequency.) If a signal with a frequency greater than one-half the sampling frequency is applied to the input of a sampled data system, it will be “reflected” to a frequency less than one-half the sampling frequency. Thus, an input signal whose frequency is $f_s/2 + 100$ Hz will cause the system to respond as though the input frequency was $f_s/2 - 100$ Hz. This phenomenon is known as “aliasing”, and can be reduced or eliminated by limiting the input signal spectrum to less than $f_s/2$. This may in some cases require the use of a bandwidth-limiting filter ahead of the MF10-N to limit the input spectrum. However, since the clock frequency is much higher than the center frequency, this will often not be necessary.

Another characteristic of sampled-data circuits is that the output signal changes amplitude once every sampling period, resulting in “steps” in the output voltage which occur at the clock rate (Figure 37). If necessary, these can be “smoothed” with a simple R–C low-pass filter at the MF10-N output.

The ratio of $f_{CLK}$ to $f_{C}$ (normally either 50:1 or 100:1) will also affect performance. A ratio of 100:1 will reduce any aliasing problems and is usually recommended for wideband input signals. In noise sensitive applications, however, a ratio of 50:1 may be better as it will result in 3 dB lower output noise. The 50:1 ratio also results in lower DC offset voltages, as discussed in OFFSET VOLTAGE.

The accuracy of the $f_{CLK}/f_{O}$ ratio is dependent on the value of $Q$. This is illustrated in Typical Performance Characteristics. As $Q$ is changed, the true value of the ratio changes as well. Unless the $Q$ is low, the error in $f_{CLK}/f_{O}$ will be small. If the error is too large for a specific application, use a mode that allows adjustment of the ratio with external resistors.

It should also be noted that the product of $Q$ and $f_{O}$ should be limited to 300 kHz when $f_{O} < 5$ kHz, and to 200 kHz for $f_{O} > 5$ kHz.
Figure 37. The Sampled-Data Output Waveform

Connection Diagram

Figure 38. SOIC and PDIP Packages (Top View)
See Package Numbers DW and NFH0020A
# REVISION HISTORY

<table>
<thead>
<tr>
<th>Changes from Revision B (April 2013) to Revision C</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed layout of National Data Sheet to TI format</td>
<td>27</td>
</tr>
</tbody>
</table>
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>MF10CCWM/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>DW</td>
<td>20</td>
<td>36</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SN</td>
<td>Level-3-260C-168 HR</td>
<td>0 to 70</td>
<td>MF10CCWM</td>
<td></td>
</tr>
<tr>
<td>MF10CCWMX/NOPB</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>DW</td>
<td>20</td>
<td>1000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>SN</td>
<td>Level-3-260C-168 HR</td>
<td>0 to 70</td>
<td>MF10CCWM</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

### Reel Dimensions

![Reel Dimensions Diagram](image1)

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>Dimension designed to accommodate the component width</td>
</tr>
<tr>
<td>B0</td>
<td>Dimension designed to accommodate the component length</td>
</tr>
<tr>
<td>K0</td>
<td>Dimension designed to accommodate the component thickness</td>
</tr>
<tr>
<td>W</td>
<td>Overall width of the carrier tape</td>
</tr>
<tr>
<td>P1</td>
<td>Pitch between successive cavity centers</td>
</tr>
</tbody>
</table>

### Quadrant Assignments for Pin 1 Orientation in Tape

![Quadrant Assignments Diagram](image2)

<table>
<thead>
<tr>
<th>Quadrant</th>
<th>Pocket Quadrants</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1</td>
<td></td>
</tr>
<tr>
<td>Q2</td>
<td></td>
</tr>
<tr>
<td>Q3</td>
<td></td>
</tr>
<tr>
<td>Q4</td>
<td></td>
</tr>
</tbody>
</table>

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>MF10CCWMX/NOPB</td>
<td>SOIC</td>
<td>DW</td>
<td>20</td>
<td>1000</td>
<td>330.0</td>
<td>24.4</td>
<td>10.9</td>
<td>13.3</td>
<td>3.25</td>
<td>12.0</td>
<td>24.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MF10CCWMX/NOPB</td>
<td>SOIC</td>
<td>DW</td>
<td>20</td>
<td>1000</td>
<td>367.0</td>
<td>367.0</td>
<td>45.0</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated