3V Single-Supply 80MHz High-Speed Op Amp in SC70

FEATURES
- HIGH BANDWIDTH: 80MHz
- HIGH SLEW RATE: 55V/µs
- EXCELLENT VIDEO PERFORMANCE
  - 0.5dB GAIN FLATNESS: 25MHz
  - DIFFERENTIAL GAIN: 0.3%
  - DIFFERENTIAL PHASE: 0.7°
- INPUT RANGE INCLUDES GROUND
- RAIL-TO-RAIL OUTPUT
- SHUTDOWN CURRENT: < 5µA
- LOW QUIESCENT CURRENT: 5.2mA
- SINGLE-SUPPLY OPERATING RANGE: +2.7V to +3.3V
- MicroSIZE PACKAGE: SC70-6

APPLICATIONS
- DIGITAL STILL CAMERAS
- CAMERA PHONES
- DIGITAL MEDIA PLAYERS
- DIGITAL VIDEO CAMERAS
- SET-TOP-BOX VIDEO FILTERS
- OPTICAL POWER MONITORING
- TRANSIMPEDEANCE AMPLIFIERS
- AUTOMATIC TEST EQUIPMENT

DESCRIPTION
The high-speed OPA358 amplifier is optimized for 3V single-supply operation. The output typically swings within 5mV of GND with a 150Ω load connected to GND. The input common-mode range includes GND and swings to within 1V of the positive power supply. The OPA358 offers excellent video performance: 0.5dB gain flatness is 25MHz, differential gain is 0.3%, and differential phase is 0.7°.

The OPA358 is optimized for supply voltages from +2.7V to +3.3V, with an operating range of +2.5V to +3.6V. Quiescent current is only 5.2mA per channel.

In shutdown mode, the quiescent current is reduced to < 5µA, dramatically reducing power consumption. This is especially important in battery-operated equipment such as digital still cameras (DSCs) or mobile phones with integrated cameras.

The OPA358 is available in SC70-6, the smallest package currently available for video applications.

OPA358 RELATED PRODUCTS

<table>
<thead>
<tr>
<th>FEATURES</th>
<th>PRODUCT</th>
</tr>
</thead>
<tbody>
<tr>
<td>G = 2, Internal Filter, Sag Correction, Shutdown, Video Amp</td>
<td>OPA360</td>
</tr>
<tr>
<td>100MHz GBW, RR I/O, Shutdown, CMOS Amp</td>
<td>OPA357</td>
</tr>
<tr>
<td>200MHz GBW, RR Out, Shutdown, CMOS Amp</td>
<td>OPA355</td>
</tr>
<tr>
<td>38MHz GBW, RR I/O, CMOS Amp</td>
<td>OPA350</td>
</tr>
<tr>
<td>&gt; 200MHz, Shutdown, Video Buffer Amp, G = 2</td>
<td>OPA692</td>
</tr>
<tr>
<td>100MHz BW, Differential Input/Output, 3.3V Supply</td>
<td>THS412x</td>
</tr>
</tbody>
</table>

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PACKAGE/ORDERING INFORMATION (1)

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE</th>
<th>PACKAGE DESIGNATOR</th>
<th>SPECIFIED TEMPERATURE RANGE</th>
<th>PACKAGE MARKING</th>
<th>ORDERING NUMBER</th>
<th>TRANSPORT MEDIA, QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA358</td>
<td>SC70-6</td>
<td>DCK</td>
<td>−40°C to +85°C</td>
<td>AUS</td>
<td>OPA358AIDCKT</td>
<td>Tape and Reel, 250</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>OPA358AIDCKR</td>
<td>Tape and Reel, 3000</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS (1)

- Supply Voltage, V+ to V−: −3.6V to +3.6V
- Signal Input Terminals, Voltage: −0.5V to (V+) + 0.5V
- Signal Input Terminals, Current: ±10mA
- Output Short-Circuit: Continuous
- Operating Temperature: −40°C to +85°C
- Storage Temperature: −65°C to +150°C
- Junction Temperature: +160°C
- Lead Temperature (soldering, 10s): +300°C
- ESD Rating:
  - Human Body Model (HBM): 4000V
  - Charged Device Model (CDM): 1500V
  - Machine Model (MM): 400V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATIONS

(1) Pin 1 is determined by orienting the package marking as indicated in the diagram.
ELECTRICAL CHARACTERISTICS: \( V_S = +2.7 \text{V} \) to +3.3V Single-Supply

**Boldface limits apply over the specified temperature range, \( T_A = -40^\circ \text{C} \) to +85°C.**

All specifications at \( T_A = +25^\circ \text{C} \), \( R_L = 150 \Omega \) connected to \( V_S /2 \), unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>OPA358</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>OFFSET VOLTAGE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>( V_{OS} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( V_S = +3.3 \text{V} )</td>
<td>±2</td>
<td>±6 mV</td>
</tr>
<tr>
<td>Drift</td>
<td>( \frac{dV_{OS}}{dT} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>vs. Power Supply</td>
<td>( V_S = +2.7 \text{V} ) to +3.3V</td>
<td>±80</td>
<td>±350 ( \mu \text{V}/\text{V} )</td>
</tr>
<tr>
<td><strong>INPUT BIAS CURRENT</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>( I_B )</td>
<td>±0.3</td>
<td>±50 pA</td>
</tr>
<tr>
<td>Input Offset Current</td>
<td>( I_{OS} )</td>
<td>±1</td>
<td>±50 pA</td>
</tr>
<tr>
<td><strong>NOISE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage Noise Density</td>
<td>( e_n )</td>
<td></td>
<td>( \text{nV/\sqrt{Hz}} )</td>
</tr>
<tr>
<td>vs. Power Supply</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>INPUT VOLTAGE RANGE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Common-Mode Voltage Range</td>
<td>( V_{CM} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Common-Mode Rejection Ratio</td>
<td>( \text{CMRR} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_S = +3.3 \text{V}, -0.1 \text{V} &lt; V_{CM} &lt; 2.3 \text{V} )</td>
<td>60 (V−) − 0.1</td>
<td>80 (V+) − 1.0</td>
<td>V</td>
</tr>
<tr>
<td><strong>INPUT IMPEDANCE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Common-Mode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>OPEN-LOOP GAIN</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Open-Loop Voltage Gain</td>
<td>( A_{OL} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( V_S = +3.3 \text{V}, 0.1 \text{V} &lt; V_O &lt; 3.1 \text{V} )</td>
<td>84</td>
<td>92 dB</td>
</tr>
<tr>
<td><strong>FREQUENCY RESPONSE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain-Bandwidth Product</td>
<td>( GBW )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth for 0.1dB Gain Flatness</td>
<td>( f_{0.1dB} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth for 0.5dB Gain Flatness</td>
<td>( f_{0.5dB} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>( SR )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Settling Time to 0.1%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Gain Error</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Phase Error</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>OUTPUT</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage Output Swing from Rail</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Over Temperature</td>
<td>( V_S = +3.3 \text{V}, A_{OL} &gt; 84\text{dB} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Current(1)</td>
<td>( I_O )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Open-Loop Output Impedance</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>POWER SUPPLY</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Voltage Range</td>
<td>( V_S )</td>
<td>2.7</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Minimum Operating Voltage Range</td>
<td>( I_O )</td>
<td>2.5 to 3.6</td>
<td>7.5 mA</td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>( V_S = +3.3 \text{V}, \text{Enabled}, I_O = 0 )</td>
<td>5.2</td>
<td>8.5 mA</td>
</tr>
<tr>
<td><strong>ENABLE/SHUTDOWN FUNCTION</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Disabled (logic−LOW Threshold)</td>
<td></td>
<td>1.6</td>
<td>0.8 V</td>
</tr>
<tr>
<td>Enabled (logic−HIGH Threshold)</td>
<td></td>
<td>1.5</td>
<td>( \mu \text{s} )</td>
</tr>
<tr>
<td>Enable Time</td>
<td></td>
<td>50</td>
<td>( \text{ns} )</td>
</tr>
<tr>
<td>Disable Time</td>
<td></td>
<td>2.5</td>
<td>5 ( \mu \text{A} )</td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>( V_S = +3.3, \text{Disabled} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TEMPERATURE RANGE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Range</td>
<td></td>
<td>−40</td>
<td>+85 °C</td>
</tr>
<tr>
<td>Operating Range</td>
<td></td>
<td>−40</td>
<td>+85 °C</td>
</tr>
<tr>
<td>Storage Range</td>
<td></td>
<td>−65</td>
<td>+150 °C</td>
</tr>
<tr>
<td>Thermal Resistance</td>
<td>( r_{JA} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SC70</td>
<td></td>
<td>250</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) See typical characteristics chart, Output Voltage Swing vs Output Current.
TYPICAL CHARACTERISTICS
All specifications at $T_A = +25^\circ C, R_L = 150\Omega$ connected to $V_S/2$, unless otherwise noted.

- Open-Loop Gain and Phase vs Frequency
- Power-Supply and Common-Mode Rejection Ratio vs Frequency
- Gain Flatness vs Frequency
- Input Voltage Noise Spectral Density
- Offset Voltage Production Distribution
- Differential Gain
- Differential Phase
TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = +25^\circ C$, $R_L = 150\Omega$ connected to $V_S/2$, unless otherwise noted.
TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = +25^\circ C$, $R_L = 150\Omega$ connected to $V_S/2$, unless otherwise noted.
APPLICATIONS INFORMATION

OPERATING VOLTAGE
The OPA358 is fully specified from +2.7V to +3.3V over a temperature range of –40°C to +85°C. Parameters that vary significantly with operating voltages or temperature are shown in the Typical Characteristics. Power-supply pins should be bypassed with a 100nF ceramic capacitor.

INPUT VOLTAGE
The input common-mode range of the OPA358 extends from (V–) – 0.1V to (V+) – 1.0V.

INPUT OVER-VOLTAGE PROTECTION
All OPA358 pins are static-protected with internal ESD protection diodes connected to the supplies. These diodes will provide input overdrive protection if the current is externally limited to 10mA.

RAIL-TO-RAIL OUTPUT
A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For a 150Ω load, the output voltage swing is 100mV from the negative rail and 200mV from the positive rail when the load is connected to V_S/2. For lighter loads, the output swings significantly closer to the supply rails while maintaining high open-loop gain. If the load is connected to ground, the OPA358 output typically swings to within 5mV of ground. See the typical characteristic curve, Output Voltage Swing vs Output Current.

ENABLE/SHUTDOWN
The OPA358 has a shutdown feature that disables the output and reduces the quiescent current to less than 5μA. This feature is especially useful for portable video applications such as digital still cameras (DSCs) and camera phones, where the equipment is infrequently connected to a TV or other video device.

The Enable logic input voltage is referenced to the OPA358 GND pin. A logic level HIGH applied to the enable pin enables the op amp. A valid logic HIGH is defined as ≥ 1.6V above GND. A valid logic LOW is defined as ≤ 0.8V above GND. If the Enable pin is not connected, internal pull-up circuitry will enable the amplifier. Enable pin voltage levels are tested for a valid logic HIGH threshold of 1.6V minimum and a valid logic LOW threshold of 0.8V maximum.

The enable time is 1.5μs and the disable time is only 50ns. This allows the output of the OPA358 to be multiplexed onto a common output bus. When disabled, the output assumes a high-impedance state.

---

**Figure 1. Typical Circuit Using the OPA358 in a Gain = 2 Configuration**
VIDEO PERFORMANCE

Industry standard video test patterns include:
- Multiburst—packets of different test frequencies to check for basic frequency response.
- Multipulse—pulses modulated at different frequencies to test for comprehensive measurement of amplitude and group delay errors across the video baseband.
- Chrominance-to-luminence (CCIR17) — tests amplitude, phase and some distortion.

Figure 2 shows the test circuits for Figure 3 through Figure 13 and Figure 16. (NOTE: 1 and 2 indicate measurement points corresponding to the waveforms labeled 1 and 2 in the figures.)

FREQUENCY RESPONSE OF THE OPA358

Frequency response measurements evaluate the ability of a video system to uniformly transfer signal components of different frequencies without affecting their respective amplitudes. Figure 3 shows the multiburst test pattern; Figure 4 shows the multipulse. The top waveforms in these figures show the full test pattern. The middle and bottom waveform are a more detailed view of the critical portion of the full waveform. The middle waveform represents the input signal from the video generator; the bottom waveform is the OPA358 output to the line.

Figure 3. Multiburst (CCIR 18) Test Pattern (PAL)

Figure 4. Multipulse Test Pattern (PAL)
Chrominance-to-luminence gain inequality (or relative chrominance level) is a change in the gain ratio of the chrominance and luminance components of a video signal, which are at different frequencies. A common test pattern is the pulse in test pattern CCIR 17, shown in Figure 5. As in Figure 3 and Figure 4, the top waveform shows the full test pattern. The middle and bottom waveform are a more detailed view of the critical portion of the full waveform, with the middle waveform representing the input signal from the video generator and the bottom waveform being the OPA358 output to the line.

**Figure 5. CCIR 17 Test Pattern (PAL)**

Gain errors most commonly appear as attenuation or peaking of the chrominance information. This shows up in the picture as incorrect color saturation. Delay distortion will cause color smearing or bleeding, particularly at the edges of objects in the picture. It may also cause poor reproduction of sharp luminance transitions.

Figure 3 through Figure 5 show that the OPA358 causes no visible distortion or change in gain throughout the entire video frequency range.

**OUTPUT SWING TO GND (SYNC PULSE)**

Figure 6 shows the output swing capability of the OPA358 by driving the input with a sync level of 0V. The output of the OPA358 swings very close to 0V, typically within less than 5mV with an 150Ω load connected to ground.

**SAG CORRECTION**

Sag correction provides excellent video performance with two small output coupling capacitors. It eliminates the traditional, large 220µF output capacitor. The traditional 220µF circuit (Figure 7a) creates a single low frequency pole (~3dB frequency) at 5Hz. If this capacitor is made much smaller, excessive phase shift in the critical 50Hz to 100Hz range produces field tilt which can interfere with proper recovery of synchronization signals in the television receiver.

The OPA358 with sag correction (Figure 7b) creates an amplitude response peak in the 20Hz region. This small amount of peaking (a few tenths of a dB) provides compensation of the phase response in the critical 50Hz to 100Hz range, greatly reducing field tilt. Note that two significantly smaller and lower-cost capacitors are required.
The output voltage swing for the circuit with sag correction (see Figure 7b) is a function of the coupling capacitor value. The value of the sag correction capacitor has only a minor influence. The smaller the coupling capacitor, the greater the output swing. Therefore, to accommodate the large signal swing with very small coupling capacitors (22μF and 33μF), a higher supply voltage might be needed.

**DC-COUPLED OUTPUT**

Due to the excellent swing to ground, the OPA358 can also be DC-coupled to a video load. As shown in Figure 8, this eliminates the need for AC-coupling capacitors at the output. This is especially important in portable video applications where board space is restricted.

The DC-coupled output configuration also shows the best video performance. There is no line or field tilt—allowing use of the lowest power supply. In this mode, the OPA358 will safely operate down to 2.5V with no clipping of the signal.

The disadvantage with DC-coupled output is that it uses somewhat higher supply current.

**WIDEBAND VIDEO MULTIPLEXING**

One common application for video amplifiers which include an enable pin is to wire multiple amplifier outputs together, then select which one of several possible video inputs to source onto a single line. This simple Wired-OR Video Multiplexer can be easily implemented using the OPA358, as shown in Figure 9.
CAPACITIVE LOAD AND STABILITY

The OPA358 can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is most susceptible to the effects of capacitive loading. The capacitive load reacts with the op amp output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin.

One method of improving capacitive load drive in the unity-gain configuration is to insert a 10Ω to 20Ω resistor in series with the output, as shown in Figure 10. This significantly reduces ringing with large capacitive loads. However, if there is a resistive load in parallel with the capacitive load, \( R_S \) creates a voltage divider. This introduces a DC error at the output and slightly reduces output swing. This error may be insignificant. For instance, with \( R_L = 10k\Omega \) and \( R_S = 20\Omega \), there is only about a 0.2% error at the output.

![Figure 10. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive](image)

WIDEBAND TRANSIMPEDANCE AMPLIFIER

Wide bandwidth, low input bias current, and low input voltage and current noise make the OPA358 an ideal wideband photodiode transimpedance amplifier for low-voltage single-supply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 11, are the expected diode capacitance (including the parasitic input common-mode and differential-mode input capacitance \((1.5 + 1.5)\text{pF} \) for the OPA358), the desired transimpedance gain \( (R_F) \), and the Gain Bandwidth Product (GBW) for the OPA358 (80MHz). With these 3 variables set, the feedback capacitor value \( (C_F) \) may be set to control the frequency response.

![Figure 11. Transimpedance Amplifier](image)

To achieve a maximally flat 2nd-order Butterworth frequency response, the feedback pole should be set to:

\[
\frac{1}{2\pi R_F C_F} = \sqrt{\frac{\text{GBW}}{4\pi R_F C_D}}
\]  

(1)

Typical surface-mount resistors have a parasitic capacitance of around 0.2\text{pF} that must be deducted from the calculated feedback capacitance value.

Bandwidth is calculated by:

\[
f_{-3\text{dB}} = \sqrt{\frac{\text{GBW}}{2\pi R_F C_D}} \text{Hz}
\]  

(2)

For even higher transimpedance bandwidth, the CMOS OPA380 (90MHz GBW), OPA355 (200MHz GBW), or the OPA655 (400MHz GBW) may be used.
PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPAM858AIDCKR</td>
<td>ACTIVE</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>AUS</td>
<td>Samples</td>
</tr>
<tr>
<td>OPAM858AIDCKT</td>
<td>ACTIVE</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>250</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>AUS</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA358AIDCKR</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>3000</td>
<td>179.0</td>
<td>8.4</td>
<td>2.2</td>
<td>2.5</td>
<td>1.2</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>OPA358AIDCKT</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>250</td>
<td>179.0</td>
<td>8.4</td>
<td>2.2</td>
<td>2.5</td>
<td>1.2</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
<tr>
<td>OPA358AIDCKT</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>250</td>
<td>178.0</td>
<td>9.0</td>
<td>2.4</td>
<td>2.5</td>
<td>1.2</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*

**TAPE DIMENSIONS**

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

- **Q1**
- **Q2**
- **Q3**
- **Q4**

*Images of diagrams showing reel and tape dimensions.*
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA358AIDCKR</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>3000</td>
<td>203.0</td>
<td>203.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA358AIDCKT</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>250</td>
<td>203.0</td>
<td>203.0</td>
<td>35.0</td>
</tr>
<tr>
<td>OPA358AIDCKT</td>
<td>SC70</td>
<td>DCK</td>
<td>6</td>
<td>250</td>
<td>180.0</td>
<td>180.0</td>
<td>18.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO-203 variation AB.
DCK (R-PDS0-G6)  PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness of .127mm (.005 inch).

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and/or implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers’ applications and compliance of their applications (and of all TI products used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource for the purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY PATENT, TRADEMARK, DESIGN, TRADE SECRET, COPYRIGHT, MASK WORK RIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designers may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-compliance with the terms and provisions of this Notice.