





**PGA855** SBOSAE0B - APRIL 2023 - REVISED SEPTEMBER 2023

# PGA855 Low-Noise, Wide-Bandwidth, Fully Differential Output Programmable-Gain **Instrumentation Amplifier**

#### 1 Features

- Eight pin-programmable binary gains
  - G (V/V) =  $\frac{1}{8}$ ,  $\frac{1}{4}$ ,  $\frac{1}{2}$ , 1, 2, 4, 8, and 16
- Low gain error drift: 1 ppm/°C (max) at G = 1 V/V
- Fully differential outputs
  - Independent output power-supply pins to allow for ADC input overdrive protection
  - Output common-mode control
- Faster signal processing:
  - Wide bandwidth: 10 MHz at all gains
  - High slew rate: 35 V/µs
  - Settling time:
    - 500 ns to 0.01%, 950 ns to 0.0015%
  - Input stage noise: 7.8 nV/ $\sqrt{Hz}$  at G = 16 V/V
  - Filter option to achieve better SNR
- Input overvoltage protection to ±40 V beyond supplies
- Input-stage supply range:
  - Single supply: 8 V to 36 V
  - Dual supply: ±4 V to ±18 V
- Output-stage supply range:
  - Single supply: 4.5 V to 36 V
  - Dual supply: ±2.25 V to ±18 V
- Specified temperature range: -40°C to +125°C
- Small package: 3-mm × 3-mm VQFN

#### 2 Applications

- Factory automation and control
- Analog input module
- Data acquisition (DAQ)
- Test and measurement
- Semiconductor test

# 3 Description

The PGA855 is a high-bandwidth programmable gain instrumentation amplifier with fully differential outputs. The PGA855 is equipped with eight binary gain settings, from an attenuating gain of 0.125 V/V to a maximum of 16 V/V, using three digital gain selection pins. The output common-mode voltage can be independently set using the VOCM pin.


The PGA855 architecture is optimized to drive inputs of high-resolution, precision analog-to-digital converters (ADCs) with sampling rates up to 1 MSPS without the need for an additional ADC driver. The output-stage power supplies (LVSS/LVDD) are decoupled from the input stage and can be connected to power supplies of the ADC to protect the ADC or downstream device against overdrive damage.

The super-beta input transistors offer an impressively low input bias current, which in turn provides a very low input current noise density of 0.3 pA/ $\sqrt{\text{Hz}}$ , making the PGA855 a versatile choice for virtually any sensor type. The low-noise current-feedback front-end architecture offers excellent gain flatness, even at high frequencies, making the PGA855 an excellent high-impedance sensor readout device. Integrated protection circuitry on the input pins handles overvoltages up to ±40 V beyond the powersupply voltages.


#### **Package Information**

PART NUMBER		PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>		
	PGA855	RGT (VQFN, 16)	3 mm × 3 mm		

- For available packages, see the package option addendum.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**PGA855 Simplified Application** 



Gain vs Frequency



# **Table of Contents**

1 Features	1	8.4 Device Functional Modes	23
2 Applications		9 Application and Implementation	24
3 Description		9.1 Application Information	24
4 Revision History		9.2 Typical Applications	
5 Device Comparison Table	3	9.3 Power Supply Recommendations	
6 Pin Configuration and Functions	<mark>3</mark>	9.4 Layout	31
7 Specifications	4	10 Device and Documentation Support	
7.1 Absolute Maximum Ratings		10.1 Device Support	
7.2 ESD Ratings	4	10.2 Documentation Support	
7.3 Recommended Operating Conditions	4	10.3 Receiving Notification of Documentation Up	odates <mark>33</mark>
7.4 Thermal Information	<mark>5</mark>	10.4 Support Resources	33
7.5 Electrical Characteristics	<mark>5</mark>	10.5 Trademarks	33
7.6 Typical Characteristics	8	10.6 Electrostatic Discharge Caution	33
8 Detailed Description		10.7 Glossary	33
8.1 Overview	20	11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	20	Information	33
8.3 Feature Description			

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2023) to Revision B (September 2023)	Page
Changed 4 MSPS to 1 MSPS in <i>Description</i> section	1
Changed 4 MSPS to 1 MSPS in Overview section	
Changes from Revision * (April 2023) to Revision A (September 2023)	Page
Changed PGA855 status from advanced information (preview) to production data (active)	1



# **5 Device Comparison Table**

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA849	Ultra-low-noise (1-nV/√Hz), high-bandwidth instrumentation amplifier	G = 1 + 6 kΩ / RG	2, 3
INA851	Low-noise (3.2 nV/ $\sqrt{\text{Hz}}$ ), high-speed (22 MHz), fully-differential instrumentation amp with overvoltage protection (±40 V)	G = 1 + 6 kΩ / RG	2, 3
PGA280	20-mV to ±10-V programmable gain instrumentation amplifier with 3-V or 5-V differential output; analog supply up to ±18 V	Digitally programmable with SPI	N/A
PGA281	Zero-drift, high-voltage programmable gain amplifier	Digitally pin-programmable	N/A

# **6 Pin Configuration and Functions**




Figure 6-1. RGT Package, 16-Pin VQFN (Top View)

**Table 6-1. Pin Functions** 

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
A0	4	Input	Gain option pin 0
A1	5	Input	Gain option pin 1
A2	1	Input	Gain option pin 2
DGND	16	Power	Ground reference for digital logic and gain setting pins
FDA_IN-	9	Input	Connection to output driver summing node
FDA_IN+	12	Input	Connection to output driver summing node
IN-	3	Input	Negative (inverting) input
IN+	2	Input	Positive (noninverting) input
LVDD	7	Power	Output driver positive supply. Connect this pin to the positive supply of the ADC to protect from overdriving.
LVSS	14	Power	Output driver negative supply. Connect this pin to the negative supply of the ADC to protect from overdriving.
NC	8	_	Do not connect
OUT-	11	Output	Output (inverting)
OUT+	10	Output	Output (noninverting)
VOCM	13	Input	Level set for output common mode value
VS+	6	Power	Input stage positive supply
VS-	15	Power	Input stage negative supply
Thermal Pad	Thermal pad	_	The thermal pad must be soldered to the printed-circuit board (PCB). Connect thermal pad to a plane or large copper pour that is either floating or electrically connected to VS–, even for applications that have low power dissipation.



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Vs	Supply voltage on $V_{S+}$ , $V_{S-}$ pins; $V_{S} = (V_{S+}) - (V_{S-})$	0	40	V
V <sub>SOUT</sub>	Supply voltage on LVDD, LVSS pins; V <sub>SOUT</sub> = V <sub>LVDD</sub> - V <sub>LVSS</sub>	0	40	V
	Voltage on power pins LVDD, LVSS	(V <sub>S-</sub> ) - 0.5	(V <sub>S+</sub> ) + 0.5	V
V <sub>IN</sub>	Voltage on signal-input pins IN+, IN-	(V <sub>S-</sub> ) - 40	(V <sub>S+</sub> ) + 40	V
	DGND, FDA_IN+, FDA_IN– pin voltage	(V <sub>S-</sub> ) - 0.5	(V <sub>S+</sub> ) + 0.5	V
	Voltage on gain-select pins A2, A1, A0	V <sub>DGND</sub> - 0.5	(V <sub>S+</sub> ) + 0.5	V
Vo	Signal output pins maximum voltage on OUT+, OUT-	V <sub>LVSS</sub> - 0.5	V <sub>LVDD</sub> + 0.5	V
V <sub>OCM</sub>	Output common-mode voltage	V <sub>LVSS</sub> - 0.5	V <sub>LVDD</sub> + 0.5	V
Io	Signal-output pins current	-100	100	mA
I <sub>SC</sub>	Output short-circuit current <sup>(2)</sup>	Continu	ous	
T <sub>A</sub>	Operating temperature	-50	150	°C
TJ	Junction Temperature		175	°C
T <sub>stg</sub>	Storage Temperature	-65	150	°C

<sup>1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	1 V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Input stage supply voltage	Single supply	8	36	V
V <sub>S</sub>		Dual supply	±4	±18	
V	Output stage supply voltage	Single supply	4.5	36	\/
V <sub>SOUT</sub>		Dual supply	±2.25	±18	v
T <sub>A</sub>	Specified temperature		-40	125	°C

<sup>(2)</sup> Short-circuit to V<sub>SOUT</sub> / 2.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.4 Thermal Information

		PGA855	
	THERMAL METRIC <sup>(1)</sup>	RGT (VQFN)	UNIT
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	47.3	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	53.6	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	22.0	°C/W
ΨЈΤ	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.8	°C/W

<sup>(1)</sup> For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Electrical Characteristics

	PARAMETER	<sub>CM</sub> = V <sub>OCM</sub> is at mid-su TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
INPUT		<u>'</u>		<u>'</u>			
.,	Differential offset voltage (input	G = 1 to 16			±70	±350	/
V <sub>OS</sub>	referred)	G < 1			±70/G	±350/G	μV
	Differential offset voltage drift (input	G = 1 to 16, T <sub>A</sub> = -40°C to	+125°C		±0.3	±1.0	μV/°C
	referred)	$G < 1$ , $T_A = -40^{\circ}C$ to +125	°C		±0.3/G	±1.0/G	μν/ Ο
			G = 0.125	102	108		dB
			G = 0.25	108	114		
			G = 0.5	114	120		
PSRR	Power supply rejection ratio	+4 \/ < \/ < +10 \/ DTI	G = 1	120	126		
PORK	Power-supply rejection ratio	$\pm 4 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}, \text{ RTI}$	G = 2	120	126		dB
			G = 4	120	132		
			G = 8	120	136		
			G = 16	120	140		
z <sub>id</sub>	Differential impedance		•		100    1		GΩ    pF
Z <sub>ic</sub>	Common-mode impedance				100    7		GΩ    pF
V <sub>I</sub>	Input voltage	V <sub>S</sub> = ±4 V to ±18 V, T <sub>A</sub> = -	40°C to +125°C	(V <sub>S-</sub> ) + 2.5		(V <sub>S+</sub> ) - 2.5	V
		At dc to 60 Hz, $V_{ICM} = \pm 10 \text{ V}$ , ron-mode rejection ratio $T_A = -40^{\circ}\text{C}$ to +125°C, RTI	G = 0.125	64	82		
			G = 0.25	70	88		- dB
			G = 0.5	76	94		
CMRR	Common made rejection ratio		G = 1	82	100		
CIVIKK	Common-mode rejection ratio		G = 2	88	106		
		KII	G = 4	94	112		
			G = 8	100	118		
			G = 16	106	124		
BIAS CL	JRRENT		•	•			
L	Input bias current				0.5	1.8	nA
I <sub>B</sub>	Input bias current	T <sub>A</sub> = -40°C to +125°C			1		l IIA
	Input bias current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				10	pA/°C
1	Input offset current				0.5	1	nΛ
los	Imput onset current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1		nA
	Input offset current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				10	pA/°C



## 7.5 Electrical Characteristics (continued)

	$\frac{25 \text{ °C, V}_{S} = V_{SOUT} = \pm 15 \text{ V, V}_{10}}{\text{PARAMETER}}$		ONDITIONS	MIN	TYP	MAX	UNIT
NOISE \	/OLTAGE						
			G = 16		7.8		
			G = 8		8.0		
			G = 4		8.6		
			G = 2		12.6		
e <sub>NI</sub>	Input-referred voltage noise density	f = 1 kHz	G = 1		21.6		nV/√Hz
			G = 0.5		42		-
			G = 0.25		84		-
			G = 0.125		168		-
			G = 16		0.26		
			G = 8		0.27		-
			G = 4		0.29		-
			G = 2		0.44		_
E <sub>NI</sub>	Input-referred voltage noise	f <sub>B</sub> = 0.1 Hz to 10 Hz	G = 1		0.8		μV <sub>PP</sub>
			G = 0.5		1.6		1
			G = 0.25		3.2		-
			G = 0.125		6.4		
i <sub>N</sub>	Input current noise density	f = 1 kHz	0 0.120		0.3		pA/√Hz
I <sub>N</sub>	Input current noise	f <sub>B</sub> = 0.1 Hz to 10 Hz			13		pA <sub>PP</sub>
GAIN	input durient hoise	18 - 0.1 112 to 10 112			10		ртер
OAIII	Differential gain range			0.125		16	V/V
	Differential gain range	G = 0.25, 0.5, 2, 4		0.125	±0.02	±0.05	0,0
GE	Differential gain error	G = 0.23, 0.3, 2, 4			±0.02	±0.03	%
GL		G = 0.125, 8, 16			±0.02	±0.03	/0
		G = 1, T <sub>A</sub> = -40°C to +125°C			10.03	±1.07	
	Differential gain drift					Δ1	ppm/°C
	g g	G = 0.125, 0.25, 0.5, 2, 4, 8, 16, T <sub>A</sub> = -40°C to +125°C				±2	
		G = 0.125 to 16, V <sub>OUTDIFF</sub>	=		2	5	
	Differential gain nonlinearity	10 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			10	ppm
OUTPU	Г						1
		No load	V <sub>SOUT</sub> = ±2.25 V	V <sub>LVSS</sub> + 0.1		V <sub>LVDD</sub> – 0.1	
V <sub>OUT</sub>	Output voltage		V <sub>SOUT</sub> = ±2.25 V	V <sub>LVSS</sub> + 0.2		V <sub>LVDD</sub> - 0.2	-
001		$R_L = 10 \text{ k}\Omega$	V <sub>SOUT</sub> = ±18V	V <sub>LVSS</sub> + 0.4		V <sub>LVDD</sub> - 0.4	
C <sub>L</sub>	Load capacitance	Stable operation for different		2700	50	2700	pF
	·				±45		·
$I_{SC}$	Short-circuit current	Continuous to V <sub>SOUT</sub> / 2	T <sub>A</sub> = -40°C to +125°C	±20		±60	mA
FREQUE	INCY RESPONSE		- A - 10 - 11 - 12 - 1				
BW	Bandwidth, –3 dB	G = 0.125 to 16			10		MHz
SR	Slew rate	G = 0.125 to 16, V <sub>OUTDIFF</sub>	> 5 V		35		V/µs
		G = 0.125 to 16	To 0.01%		0.7		,
t <sub>S</sub>	Settling time	V <sub>INDIFF</sub> = 10-V step or	To 0.0015%				μs
		V <sub>OUTDIFF</sub> = 10-V step	10 0.0015%		0.95		
	Gain switching time				2		μs
THD+N	Total harmonic distortion and Noise	Differential input, f = 10 kl	· · ·		-110		dB
		Single-ended input, f = 10			-105		45
HD2	Second-order harmonic distortion	Differential input, f = 10 kl			-120		dB
•		Single-ended input, f = 10			-110		
HD3	Third-order harmonic distortion	Differential input, f = 10 kł	$Hz$ , $V_O = 10 V_{PP}$		-120		dB
-		Single-ended input, f = 10	$kHz$ , $V_O = 10 V_{PP}$		-110		

# 7.5 Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPU	COMMON-MODE VOLTAGE (VOCM)	CONTROL	<u>'</u>			
V	Common mode input valtage	V <sub>S</sub> = ±4 V	V <sub>LVSS</sub> + 1.5		V <sub>LVDD</sub> – 1.5	V
V <sub>OCM</sub>	Common-mode input voltage	V <sub>S</sub> = ±18 V	V <sub>LVSS</sub> + 2		V <sub>LVDD</sub> – 2	V
	Small-signal bandwidth V <sub>OCM</sub> pin	V <sub>OCM</sub> = 100 mV <sub>PP</sub>		16		MHz
	Large-signal bandwidth V <sub>OCM</sub> pin	V <sub>OCM</sub> = 0.6 V <sub>PP</sub>		16		MHz
	DC output balance	V <sub>OCM</sub> fixed at mid-supply (V <sub>O</sub> = ±1 V)		70		dB
	Input impedance V <sub>VOCM</sub> pin			250    1		kΩ    pF
	V <sub>OCM</sub> offset from mid-supply	VOCM pin floating		±1	±3.5	mV
	V <sub>OCM</sub> offset voltage	V <sub>OCM</sub> = V <sub>ICM</sub> , V <sub>O</sub> = 0 V		±1	±3.5	mV
	V <sub>OCM</sub> offset voltage drift	V <sub>OCM</sub> = V <sub>ICM</sub> , V <sub>O</sub> = 0 V, T <sub>A</sub> = -40°C to +125°C		±20	±40	μV/°C
INPUT S	TAGE POWER SUPPLY		'			
	Input stage quiescent current V <sub>S+</sub> , V <sub>S</sub> _	V <sub>IN</sub> = 0 V		3	3.7	A
I <sub>Q_input</sub>		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			4.5	mA
OUTPU	STAGE POWER SUPPLY		'			
	Output stage quiescent current	V <sub>IN</sub> = 0 V, V <sub>OCM</sub> fixed at mid-supply		2.3	2.8	A
IQ_output	$V_{LVDD}$ , $V_{LVSS}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			3.5	mA
DIGITAL	LOGIC		'			
V <sub>IL</sub>	Digital input logic low	A0, A1, A2 pins, referred to DGND	V <sub>DGND</sub>		V <sub>DGND</sub> + 0.8	V
V <sub>IH</sub>	Digital input logic high	A0, A1, A2 pins, referred to DGND	V <sub>DGND</sub> + 1.8		V <sub>S+</sub>	V
	Digital input pin current	A0, A1, A2 pins		1.5	3	μA
V <sub>DGND</sub>	DGND voltage		V <sub>S-</sub>		(V <sub>S+</sub> ) – 4	V
	DGND reference current			4	10	μA



# 7.6 Typical Characteristics

at  $T_A = 25$ °C,  $V_S = V_{SOUT} = \pm 15$  V,  $V_{ICM} = V_{OCM} = 0$  V,  $R_L = 10$  k $\Omega$ , and G = 1 V/V (unless otherwise noted)


Table 7-1. Table of Graphs


Table 7-1. Table of Graphs								
DESCRIPTION	FIGURE							
Distribution of Offset Voltage (RTI), G = 16 V/V	Figure 7-1							
Distribution of Offset Voltage Drift (RTI), G = 16 V/V	Figure 7-2							
Distribution of Offset Voltage (RTI), G = 1 V/V	Figure 7-3							
Distribution of Offset Voltage Drift (RTI), G = 1 V/V	Figure 7-4							
Distribution of Offset Voltage (RTI), G = 0.125 V/V	Figure 7-5							
Distribution of Offset Voltage Drift (RTI), G = 0.125 V/V	Figure 7-6							
Distribution of Differential Gain Error, G = 16 V/V	Figure 7-7							
Distribution of Differential Gain Error, G = 1 V/V	Figure 7-8							
Gain Error vs Temperature, G = 1 V/V	Figure 7-9							
Distribution of Differential Gain Error, G = 0.125 V/V	Figure 7-10							
Distribution of Input Bias Current	Figure 7-11							
Distribution of Input Bias Current, T <sub>A</sub> = 85°C	Figure 7-12							
Input Bias Current vs Temperature	Figure 7-13							
Input Bias Current vs Input Common-Mode Voltage	Figure 7-14							
Distribution of Input Offset Current	Figure 7-15							
Input Offset Current vs Temperature	Figure 7-16							
Offset Voltage (RTI) vs Temperature, G = 16 V/V	Figure 7-17							
Offset Voltage (RTI) vs Temperature	Figure 7-18							
Offset Voltage (RTI) vs Temperature, G = 0.125 V/V	Figure 7-19							
Offset Voltage (RTI) vs Input Common-Mode Voltage	Figure 7-20							
CMRR Distribution, G = 16 V/V	Figure 7-21							
CMRR Distribution, G = 1 V/V	Figure 7-22							
CMRR Distribution, G = 0.125V/V	Figure 7-23							
CMRR vs Frequency (RTI)	Figure 7-24							
CMRR vs Frequency (Unbalanced)	Figure 7-25							
Typical CMRR vs Temperature	Figure 7-26							
Positive PSRR vs Frequency	Figure 7-27							
Negative PSRR vs Frequency	Figure 7-28							
PSRR Distribution, G = 16 V/V	Figure 7-29							
PSRR Distribution, G = 1 V/V	Figure 7-30							
PSRR Distribution, G = 0.125 V/V	Figure 7-31							
Gain Nonlinearity, G = 16 V/V	Figure 7-32							
Gain Nonlinearity, G = 1 V/V	Figure 7-33							
Gain Nonlinearity, G = 0.125 V/V	Figure 7-34							
Voltage Noise Spectral Density (RTI) vs Frequency	Figure 7-35							
0.1-Hz to 10-Hz Voltage Noise (RTI), G = 16 V/V	Figure 7-36							
0.1-Hz to 10-Hz Voltage Noise (RTI), G = 1 V/V	Figure 7-37							
0.1-Hz to 10-Hz Voltage Noise (RTI), G = 0.125 V/V	Figure 7-38							
Current Noise Spectral Density vs Frequency	Figure 7-39							
Gain vs Frequency	Figure 7-40							
Large-Signal Step Response vs Frequency	Figure 7-41							
Small-Signal Step Response, G = 16 V/V	Figure 7-42							
Small-Signal Step Response, G = 1 V/V	Figure 7-43							
<u> </u>								

# 7.6 Typical Characteristics

**Table 7-1. Table of Graphs (continued)** 

DESCRIPTION	FIGURE
Small-Signal Step Response, G = 0.125 V/V	Figure 7-44
Large-Signal Step Response	Figure 7-45
Gain Switching Transient Response	Figure 7-46
Output Short-Circuit Current vs Temperature	Figure 7-47
Positive Output Voltage Swing vs Output Current	Figure 7-48
Negative Output Voltage Swing vs Output Current	Figure 7-49
Overload Recovery	Figure 7-50
Closed-Loop Output Impedance vs Frequency	Figure 7-51
Overshoot vs Capacitive Load	Figure 7-52
Quiescent Current vs Temperature	Figure 7-53
THD + Noise vs Frequency (22-kHz Filter)	Figure 7-54
THD + Noise vs Frequency (500-kHz Filter)	Figure 7-55
2nd Harmonic Distortion vs Frequency	Figure 7-56
3rd Harmonic Distortion vs Frequency	Figure 7-57
Total Harmonic Distortion vs Frequency vs Output Load	Figure 7-58
Ax Digital Input Pin Current vs Ax Digital Input Pin Voltage	Figure 7-59
DGND Digital Input Pin Current vs A2 Digital Input Pin Voltage	Figure 7-60
Digital Input Pin Current vs Temperature	Figure 7-61










Figure 7-3. Distribution of Offset Voltage (RTI)




Figure 7-4. Distribution of Offset Voltage Drift (RTI)






Figure 7-5. Distribution of Offset Voltage (RTI)



G = 0.125 V/V

Figure 7-6. Distribution of Offset Voltage Drift (RTI)






Figure 7-8. Distribution of Differential Gain Error




Figure 7-9. Gain Error vs Temperature




Figure 7-10. Distribution of Differential Gain Error




Figure 7-11. Distribution of Input Bias Current





Figure 7-12. Distribution of Input Bias Current








Figure 7-14. Input Bias Current vs Input Common-Mode Voltage






























10k

-0.3

-18 -14

DGND = -18 V

# 7.6 Typical Characteristics (continued)

at  $T_A = 25^{\circ}C$ ,  $V_S = V_{SOUT} = \pm 15$  V,  $V_{ICM} = V_{OCM} = 0$  V,  $R_L = 10$  k $\Omega$ , and G = 1 V/V (unless otherwise noted)





Figure 7-59. Ax Digital Input Pin Current vs Ax Digital Input Pin Voltage

0 -6 -2 2 6 Ax Digital Input Pin Voltage (V)



**DGND Digital Input Pin Voltage** 




Figure 7-61. Digital Input Pin Current vs Temperature



## **8 Detailed Description**


#### 8.1 Overview

The PGA855 is a monolithic, high-voltage, precision programmable-gain instrumentation amplifier. The PGA855 combines a high-speed current-feedback input stage with an internally matched gain resistor network, followed by a four-resistor, fully differential amplifier output stage. Eight preprogrammed binary gains, ranging from 0.125 V/V to 16 V/V are selectable using gain-select pins A0, A1, and A2.

A functional block diagram for PGA855 is shown in the next section. The differential input voltage is fed into a pair of matched, high-impedance input-current-feedback amplifiers. An integrated precision-matched gain resistor network is used to amplify the differential input voltage. A fully differential output difference amplifier,  $A_3$ , rejects the input common-mode component and refers the output signal to the voltage level set by the VOCM pin.

The PGA855 output amplifier bandwidth is optimized to drive high-performance analog-to-digital converters (ADCs) with sampling rates up to 1 MSPS without the need for an additional ADC driver. The output amplifier uses a separate power supply that is independent of the input-stage power supply. When driving an ADC, use a low-impedance connection from LVDD and LVSS to the ADC power supplies. This configuration protects the ADC inputs from damage due to inadvertent overvoltage conditions.

## 8.2 Functional Block Diagram



Submit Document Feedback

# 8.3 Feature Description

#### 8.3.1 Gain Control

The PGA855 uses three pins to set the amplifier gain. These gain select pins are set with respect to DGND. This configuration simplifies design when compared to programmable-gain amplifiers requiring an SPI or other digital interface options for gain changes. Figure 8-1 shows the gain-setting block diagram. Table 8-1 lists the gain options. Any gain select pin that is not driven by an external source is automatically biased at DGND using internal pulldown options.




Figure 8-1. PGA855 Gain Setting Block Diagram

**Table 8-1. Gain Options** 

A2:A0	GAIN			
000	0.125			
001	0.25			
010	0.5			
011	1			
100	2			
101	4			
110	8			
111	16			



#### 8.3.2 Input Protection

The inputs of PGA855 are individually protected for voltages up to  $\pm 40$  V beyond either supply. For example, an input common-mode voltage anywhere between -55 V and +55 V does not cause damage when powered from  $\pm 15$ -V supplies. Internal circuitry on each input provides low series impedance under normal signal conditions, thus maintaining high performance under normal operating conditions. If the input is overloaded, the protection circuitry limits the input current to a value of approximately 4.8 mA. Figure 8-2 shows the input protection functionality during an overvoltage condition.




Figure 8-2. Input Current vs Input Overvoltage

Figure 8-3 shows that during an input overvoltage condition, current flows through the input protection diodes into the power supplies. In applications where the power supplies are unable to sink current, place Zener diode clamps (ZD1 and ZD2) on the power supplies to provide a current pathway to ground.




Figure 8-3. Input Current Path During an Overvoltage Condition

#### 8.3.3 Output Common-Mode Pin

The output voltages of the PGA855 are balanced with respect to the voltage on the output common-mode pin, VOCM. The starting point for most designs is to assign an output common-mode voltage for the PGA855. For ac-coupled signal paths, this voltage is often the default mid-supply voltage, so as to retain the most available output swing around the voltage centered at VOCM. For dc-coupled signal paths, set this voltage between a maximum of  $V_{LVDD}-1.5\ V$  and minimum of  $V_{LVSS}+1.5\ V$ . For precision ADC applications, this voltage is typically the input common-mode voltage of the ADC.

The voltage at the VOCM pin is internally buffered to bias the fully differential output amplifier, eliminating the need for an external VOCM buffer. In the event that the VOCM pin is left floating, the output common-mode voltage is biased at output mid-supply using an internal  $500-k\Omega$  /  $500-k\Omega$  resistor divider network connected between the output-stage power-supply pins.

#### 8.3.4 Using the Fully Differential Output Amplifier to Shape Noise

Section 8.2 shows that the PGA855 output-stage fully-differential amplifier uses  $5\text{-}k\Omega$  feedback resistors between the OUT+ and OUT- outputs and the inverting and noninverting inputs, respectively. External direct access to the inverting and noninverting inputs of the fully differential amplifier is provided through the FDA\_IN- and FDA\_IN+ pins, respectively. This option allows circuit designers to add external feedback capacitors in parallel with the internal feedback resistors to implement noise-filtering or noise-shaping techniques. These pins can also be used to implement customized attenuating gains for the output stage. Consider the following important factors when designing parallel circuits with the internal feedback resistors:

- The accuracy of the internal resistor network is 0.01 % or better. This accuracy results in a common-mode rejection (CMRR) of 80 dB or better. Mismatched leakage currents on these pins can cause CMRR degradation.
- The internal resistors have ±15% absolute resistance variation and must be considered when implementing custom attenuating gains or noise filters.

#### **CAUTION**

Do not treat these pins as outputs, nor use the pins to source or sink current. Excessive currents through the feedback resistors can cause permanent damage to internal circuitry.

#### 8.4 Device Functional Modes

The PGA855 has a single functional mode and operates when the input-stage power supply is greater than ±4 V (8 V) and the output-stage power supply is greater than ±2.25 V (4.5 V); see also Section 7.3.



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The PGA855 is a monolithic, high-voltage, high bandwidth, precision programmable gain instrumentation amplifier with fully differential outputs. The PGA855 combines a high-speed current-feedback input stage with an internally matched gain resistor network, followed by a four-resistor, fully differential amplifier output stage. The PGA855 is equipped with 8 binary-gain settings, from 0.125 V/V to 16 V/V, using three digital gain-selection pins: A0, A1, and A2.

The PGA855 is designed to work with applications such as factory automation and control, analog input modules, data acquisition, test and measurement, and semiconductor test.

#### 9.1.1 Linear Operating Input Range

The linear operating input voltage range of the PGA855 input circuitry extends within 2.5 V (maximum) of both power supplies, and maintains excellent common-mode rejection throughout this range. The linear operating input common-mode range is a function of the input common-mode voltage, input differential voltage, gain, and output common-mode voltage.

The valid common-mode range to enable valid output voltage at no load condition are shown in Figure 9-1 to Figure 9-3.




Figure 9-1. Input Common-Mode Voltage vs Output Voltage at G = 16 V/V





Figure 9-2. Input Common-Mode Voltage vs Output Voltage at G = 1 V/V






Figure 9-3. Input Common-Mode Voltage vs Output Voltage at G = 0.125 V/V

Figure 9-4. Input Common-Mode Voltage vs Output Voltage at VOCM = 2.5 V




Figure 9-5. Input Common-Mode Voltage vs Output Voltage at VOCM max



#### 9.2 Typical Applications

#### 9.2.1 ADS127L11 and ADS127L21, 24-Bit, Delta-Sigma ADC Driver Circuit

The application circuit in Figure 9-6 shows a schematic for a 24-bit wide-bandwidth, delta-sigma ADC. The ADS127Lx1 ADC offers two digital filters to optimize ac applications (wideband filter) or dc applications (sinc4 filter). Table 9-2 and Table 9-3 show measurement results in both filter settings. For a detailed design procedure to operate the ADS127Lx1 ADC, see the ADS127Lx1EVM-PDK evaluation module user's guide.




Figure 9-6. Driving the ADS127Lx1 Delta-Sigma ADC

#### 9.2.1.1 Design Requirements

The design requirements for the application driving the ADS127Lx1 ADC are listed in the following table.

**PARAMETER VALUE** Differential-to-differential conversion V<sub>INDIFF</sub> to V<sub>OUTDIFF</sub>  $V_{S\pm} = \pm 15 \text{ V}, V_{LVDD} = 5 \text{ V}, V_{LVSS} = \text{GND}, VREF = 4.096 \text{ V}$ Supply voltages FSR = ± 4.096 V Full-scale range of ADC Data rate of ADC  $f_{DATA} = 187.5 \text{ kSPS}$ (1) High-speed mode, Sinc4 filter, OSR = 64 ADC filter configuration (2) High-speed mode, Wideband filter, OSR = 64 PGA gain See Table 9-2 and Table 9-3 Signal frequency Tested at f<sub>IN</sub> = 1 kHz RC kickback filter(1)  $R_{EII} = 47.4 \Omega$ ,  $C_{DIFF} = 560 pF$ ,  $C_{CM} = 51 pF$ 

Table 9-1. Design Parameters

(1) Consider a trade-off between THD, frequency response, and drift. The differential current drift into the ADC can interact with the filter resistors and result in higher drift errors. However, lower resistance degrades the phase margin of the PGA855. For low drift applications, keep R<sub>FIL</sub> < 50 Ω.</p>

Submit Document Feedback

#### 9.2.1.2 Detailed Design Procedure

Table 9-2 and Table 9-3 show the typical signal-to-noise (SNR) and total harmonic distortion (THD) of the PGA855 driving the ADS127Lx1 delta-sigma ADC using a sinc4 or wideband filter. Figure 9-7 and Figure 9-8 show the respective FFT plots. For the SNR and THD measurements, a 1-kHz differential signal is applied. The signal amplitude is adjusted to produce a PGA855 output at -0.2 dBFS of the ADC full-scale range. For a list of the equivalent input voltage amplitude signals for the different PGA855 gain configurations, see Table 9-2 and Table 9-3. At gain = 1 V/V, the design achieves -121.4-dB THD and 109.1-dB SNR.

Table 9-2. PGA855 and ADS127Lx1 FFT Data Summary, OSR = 64, Sinc4 Filter

PGA GAIN (V/V)	INPUT AMPLITUDE (V <sub>PP</sub> )	SNR (dB)	THD (dB)	ENOB (Bits)						
0.125	40.0	106.0	-119.6	17.5						
0.25	32.022	109.0	-119.3	17.8						
0.5	16.012	109.8	-121.2	17.9						
1	8.006	109.6	-121.4	17.9						
2	4.002	109.6	-121.4	17.9						
4	2.002	107.4	-121.4	17.5						
8	1.0	104.0	-121.4	17.0						
16	0.5	99.1	-117.0	16.2						

Table 9-3. PGA855 and ADS127Lx1 FFT Data Summary, OSR = 64, Wideband Filter

			· • · · · · · · · · · · · · · · · · · ·	
PGA GAIN (V/V)	INPUT AMPLITUDE (V <sub>PP</sub> )	SNR (dB)	THD (dB)	ENOB (Bits)
0.125	40.0	106.0	-119.6	17.3
0.25	32.022	107.5	-119.0	17.5
0.5	16.012	107.7	-121.2	17.6
1	8.006	107.6	-121.4	17.6
2	4.002	107.0	-121.4	17.5
4	2.002	105.4	-121.4	17.2
8	1.0	101.7	-121.4	16.6
16	0.5	96.7	-117.0	15.8

The R-C-R differential low-pass filter at the input of the instrumentation amplifier helps reduce EMI/RFI high-frequency extrinsic noise. This filter can be customized per the bandwidth and application requirements. This design example (see Figure 9-6) suggests a filter with the capacitor ratio of  $C_{IN\_DIFF} = 10 \times C_{IN\_CM}$ . Using the 10-to-1 ratio for differential capacitor  $C_{IN\_DIFF}$  versus common-mode capacitors  $C_{IN\_CM}$  offers good differential and common-mode noise rejection, and this arrangement tends to be less sensitive to the tolerance variation and mismatch of the filter capacitors.

The feedback capacitor,  $C_{FB}$ , is in parallel with the PGA855 output-stage 5-k $\Omega$  feedback resistors to implement additional noise filtering. The internal resistors have ±15 % absolute resistance variation, and this variation must be taken in to account when implementing noise filtering. In this example,  $C_{FB}$  is set to 25 pF, providing a typical  $f_{-3dB}$  corner frequency of 1 MHz. The estimated minimum  $f_{-3dB}$  corner frequency for this circuit is approximately 938 kHz when accounting for the feedback-resistor variation.

The filter at the ADS127Lx1 inputs works as a charge reservoir to filter the sampled input of the ADC. The charge reservoir reduces the instantaneous charge demand of the amplifier, maintaining low distortion and low gain error that otherwise can degrade because of incomplete amplifier settling. The ADC input filter values are  $R_{FIL} = 47.4~\Omega$ ,  $C_{DIFF} = 560~pF$ , and  $C_{CM} = 51~pF$ . The ADC input precharge buffers significantly reduce the sample-phase input charge that raises the ADC input impedance to decrease gain error.

High-grade COG (NPO) are used everywhere in the signal path ( $C_{IN\_DIFF,}$   $C_{IN\_CM,}$   $C_{FB}$ ,  $C_{DIFF}$ ,  $C_{CM}$ ) for low distortion. Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance accuracy. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.

#### 9.2.1.3 Application Curves




Figure 9-7. Performance FFT Plots With ADS127L11, OSR = 64, Sinc4 Filter




Figure 9-8. Performance FFT Plots With ADS127L11, OSR = 64, Wideband Filter

#### 9.2.2 ADS8900B 20-Bit SAR ADC Driver Circuit

The application circuit in Figure 9-9 shows the schematic for the 20-bit, precision, 1-MSPS, successive approximation register (SAR), analog-to-digital converter (ADC). This circuit is used to measure the driving capability of the PGA855 with the ADS8900B ADC. The circuit accepts single-ended or differential input signals.

The PGA855 operates with independent input and output power supplies. In this example, ±15-V power supplies are used for the input section, and a 5.3-V power supply for the output section.

To reduce extrinsic voltage supply noise, the ADC portion of the circuit uses the TPS7A4700, a low-noise,  $4-\mu VRMS$  LDO voltage regulator, to generate a unipolar 5.3-V ADC supply rail and the PGA855 output stage supply is powered by the same 5.3-V ADC supply. The 5.3-V output supply operation prevents overloading the ADC inputs during PGA overdrive conditions. The REF5050 is selected as a voltage reference; this is a low-noise, low-drift, precision 5-V reference connected to the ADS8900B REFIN pin.




Figure 9-9. Driving the SAR ADC ADS8900B

#### 9.2.2.1 Design Requirements

The design requirements for the application driving the ADS8900B ADC are listed in the following table.

PARAMETER	VALUE
Supply voltages	$VS\pm = \pm 15 \text{ V}, V_{LVDD} = 5.3 \text{ V}, V_{LVSS} = GND, VREF = 5 \text{ V}$
Full-scale range of ADC	FSR = ±5 V
Sampling rate of ADC	f <sub>SAMPLE</sub> = 1 MSPS
PGA gain	See Table Table 9-5
Input signal amplitude	See Table Table 9-5
Signal frequency	Tested at f <sub>IN</sub> = 1 kHz
RC kickback filter	$R_{FIL} = 47.4 \Omega$ , $C_{DIFF} = 560 pF$ , $C_{CM} = 51 pF$

Table 9-4. Design Parameters

#### 9.2.2.2 Detailed Design Procedure

The ADS8900B requires an input common-mode voltage within the range of VREF / 2  $\pm 100$  mV. The PGA855 VOCM pin is set to a nominal voltage of approximately 2.58 V. The VOCM voltage is purposely set to a voltage slightly greater than VREF / 2 to maximize the output voltage swing range of the PGA855, while allowing margin for the VOCM offset voltage error and drift variation. The VOCM voltage is generated by feeding the REF5050 reference through an 18.7 k $\Omega$ - to 0 k $\Omega$  voltage divider implemented with 0.1% tolerance resistors. An additional RC filter with R = 1 k $\Omega$ , C = 10 nF is used in close proximity to the VOCM pin as shown on Figure 9-9.

The R-C-R differential low-pass filter at the input of the PGA helps reduce EMI/RFI high frequency extrinsic noise. This filter can be customized per the bandwidth and application requirements.

Two first-order filters are implemented with the PGA855 circuit. The first filter is provided by  $C_{FB}$  in parallel with the PGA 5-k $\Omega$  feedback resistors. The PGA resistors are ±15% absolute tolerance, such as, consider the effect of the tolerance on the filter cutoff frequency, the filter frequency changes to 126 kHz. At this tolerance, the filter maintains –0.1 dB flatness to 24 kHz.

There is flexibility of modifying the C<sub>FB</sub> capacitor value to adjust bandwidth, with the trade-off on the broadband noise of the circuit.

The second filter placed directly at the ADS8900B inputs works as a charge reservoir to filter the sampled input of the ADC. The charge reservoir reduces the instantaneous charge demand of the amplifier, maintaining low distortion that otherwise can degrade because of incomplete amplifier settling. The RC filter combination ( $R_{\text{FIL}}$ ,  $C_{\text{DIFF}}$ ) is optimized for the SAR ADC sample and hold settling. This combination reduces nonlinear charge kickback of the SAR ADC and is optimized for best THD performance. This combination allows for the best trade-off between harmonic distortion while maintaining stability of the PGA output stage.


High-grade C0G (NPO) are used everywhere in the signal path ( $C_{IN\_DIFF}$ ,  $C_{IN\_CM}$ ,  $C_{FB}$ ,  $C_{DIFF}$ ,  $C_{CM}$ ) for the low distortion properties.

The results are shown in Table 9-5, which includes the typical signal-to-noise ratio (SNR) and total harmonic distortion (THD) of the PGA855 driving the ADS8900B SAR ADC. For the SNR and THD measurements, a 1-kHz differential signal is applied. The signal amplitude is adjusted to produce a PGA855 output at -0.5 dBFS of the ADC full-scale range. Table 9-5 shows the equivalent input voltage amplitude signal for different PGA855 gain configurations. At gain = 1 V/V, the design achieves a -121.4-dB THD and 101.2-dB SNR.

INPUT AMPLITUDE **ADC SIGNAL POWER** PGA GAIN (V/V) SNR (dB) THD (dB) ENOB (Bits) (dBFS)  $(V_{PP})$ 0.125 40.10 -6.0 95.9 -118.2 15.6 0.25 36.48 -0.8 101.0 -118.6 16.5 0.5 18.24 -0.8 101.2 -121.016.5 1 9.12 -0.8101.2 -121.716.5 16.4 2 4 56 -0.8 100.5 -121.64 2.28 -0.8 99.5 -121.316.2 1.14 -0.8 97.4 -119.415.9 0.58 93.6 -117.3 -0.8

Table 9-5. PGA855 and ADS8900B FFT Data Summary:  $f_{SAMPLE} = 1$  MSPS,  $f_{IN} = 1$  kHz

#### 9.2.2.3 Application Curves






Figure 9-11. Performance FFT Plot With ADS8900B

#### 9.3 Power Supply Recommendations

The nominal performance of the PGA855 is specified with input-stage supply and output-stage supply voltages of  $\pm 15$  V, and  $V_{ICM}$  and  $V_{OCM}$  at mid-supply. Within the specified limits, custom input and output common-mode voltages can be used without compromising performance; see also Section 7.3.

#### **CAUTION**

To prevent damage to internal circuitry, the output-stage power supplies are clamped to stay within the input-stage supply voltage levels; see Section 8.2.

#### 9.4 Layout


#### 9.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:

- To avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs), make sure that both input paths are symmetrical and well-matched for source impedance and capacitance.
- Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole.
   Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as
    close as possible to the device. A single bypass capacitor from V<sub>S+</sub> and V<sub>LVDD</sub> to ground is applicable for
    single-supply applications.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces.
   If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Leakage on the FDA\_IN+ and FDA\_IN- pins can cause in a dc offset error in the output voltages.
   Additionally, excessive parasitic capacitance at these pins can result in decreased phase margin and affect the stability of the output stage. If these pins are not used to implement deliberate capacitive feedback, follow best practices to minimize leakage and parasitic capacitance.
- Follow best practices to minimize leakage and parasitic capacitance, which includes implementing *keep-out* areas in any ground planes that lie immediately below the input pins.
- Minimize the number of thermal junctions. If possible, route the signal path using a single layer without vias.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not
  possible, place the device so that the effects of the thermal energy source on the high and low sides of the
  differential signal path are evenly matched.
- · Keep the traces as short as possible.



#### 9.4.2 Layout Example






Figure 9-12. Example Schematic and Associated PCB Layout

# 10 Device and Documentation Support

# 10.1 Device Support

#### 10.1.1 Development Support

#### 10.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

#### 10.2 Documentation Support

#### 10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers application note
- Texas Instruments, Importance of Input Bias Current Return Paths in Instrumentation Amplifier Applications application note

#### 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

#### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 6-Feb-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PGA855RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGA855	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Sep-2023

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PGA855RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Sep-2023



#### \*All dimensions are nominal

Ì	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	PGA855RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated