

6-A, 4.5-V to 14-V INPUT, NON-ISOLATED, ADJUSTABLE WIDE-OUTPUT, SWITCHING REGULATOR

Check for Samples: PTR08060W

FEATURES

- Up to 6-A Output Current
- Wide Input Voltage Range (4.5 V to 14 V)
- Wide-Output Voltage Adjust (0.6 V to 5.5 V)
- Efficiencies Up To 96%
- ON/OFF Inhibit
- Undervoltage Lockout (UVLO)
- Output Overcurrent Protection (Nonlatching, Auto-Reset)
- Ambient Temp. Range: -40°C to 85°C
- Space Saving Vertical SIP Package

APPLICATIONS


- Instrumentation
- Consumer Electronics
- Servers
- General-Purpose Circuits



DESCRIPTION

The PTR08060W is a highly integrated, low-cost switching regulator module that delivers up to 6 A of output current. Occupying approximate PCB area of a standard TO-220 linear regulator IC, the PTR08060W provides output current at a much higher efficiency and with much less power dissipation, thereby eliminating the need for a heat sink. Their small size (0.65 x 0.41 in), high efficiency, and low cost makes these modules attractive for a variety of applications.

The input voltage range of the PTR08060W is from 4.5 V to 14 V, allowing operation from either a 5-V or 12-V input bus. Using state-of-the-art switched-mode power-conversion technology, the PTR08060W can step down to voltages as low as 0.6 V. The output voltage can be adjusted to any voltage over the range, 0.6 V to 5.5 V, using a single external resistor. Operating features include an undervoltage lockout (UVLO), on/off inhibit and output overcurrent protection. Target applications include servers, test and measurement applications, and high-end consumer products.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

				UNIT
T _A	Operating free-air temperature	Over V _I range	-40 to 85	
T _{wave}	Wave solder temperature	Surface temperature of module body or pins (5 seconds maximum)	260 ⁽²⁾	°C
T _{stg}	Storage temperature	Storage temperature of module removed from shipping package	-55 to 125	
T _{pkg}	Packaging temperature	Shipping Tray storage or bake temperature	45	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{I}	Input voltage	4.5	14	٧
T_A	Operating free-air temperature	-40	85	ů

PACKAGE SPECIFICATIONS

	UNIT	
Weight		2.74 grams
Flammability	Meets UL 94 V-O	
Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted	250 G ⁽¹⁾
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000 Hz	15 G ⁽¹⁾

(1) Qualification limit.

⁽²⁾ This product is not compatible with surface-mount reflow solder processes.



ELECTRICAL CHARACTERISTICS

at 25°C free-air temperature, $V_1 = 12 \text{ V}$, $V_0 = 3.3 \text{ V}$, $I_0 = I_0(\text{Max})$, $C_1 = 100 \mu\text{F}$, $C_0 = 100 \mu\text{F}$ (unless otherwise noted)

	PARAMETER	T	EST CONDITIONS	MIN	TYP	MAX	UNIT		
Io	Output current	T _A = 85°C, 100LFM airflo	OW		0		6	Α	
.,	1	0 1	$0.6 \text{ V} \leq \text{V}_{\text{O}} \leq 3.6$	$0.6 \text{ V} \le \text{V}_{\text{O}} \le 3.6$			14 ⁽¹⁾	.,,	
VI	Input voltage range	Over I _O range	$3.6 \text{ V} < \text{V}_{\text{O}} \le 5.5$		V _O /0.83 ⁽²⁾		14	V	
V _{O(adj)}	Output voltage adjust range	Over I _O range			0.6		5.5	V	
	Set-point voltage tolerance	T _A = 25°C			±2 (3)	% Vo			
	Temperature variation	-40°C ≤ T _A ≤ +85°C				±0.2		% Vo	
Vo	Line regulation	Over V _I range				±0.3		% Vo	
	Load regulation	Over I _O range				±0.5		% Vo	
	Total output voltage variation	Includes set-point, line, l			±3 ⁽³⁾	% Vo			
			R _{SET} = 267 Ω, V _I	= 12 V, V _O = 5 V ⁽²⁾		92 %			
			R _{SET} = 43	$32 Ω, V_O = 3.3 V^{(2)}$		95 %		1	
η			R _{SET} = 0	619 Ω, V _O = 2.5 V		93 %		Ī	
	F#: :	T _A = 25°C	R _{SET} =	976 Ω, V _O = 1.8 V		91 %		1	
	Efficiency	$V_I = 5 V$ $I_O = 5 A$	R _{SET} =		90 %		1		
			R _{SET} = 1	$R_{SET} = 1.91 \text{ k}\Omega, V_{O} = 1.2 \text{ V}$				1	
			R _{SET} =	= 2.87 kΩ, V _O = 1 V		86 %		1	
			R _{SET} = 1	$0.7 \text{ k}\Omega, \text{ V}_{\text{O}} = 0.7 \text{ V}$		84 %		1	
	Output voltage ripple	20 MHz bandwith			50		mV_{PP}		
I _{LIM}	Overcurrent threshold	Reset, followed by autor	ecovery			10		Α	
		Recovery time				50		μs	
	Transient response	2.5 A/µs load step from	V _O over/undershoot		150		mV		
111/10	Lindon olto do lo alcout	V _I = increasing			4.25	4.4	>		
UVLO	Undervoltage lockout	V _I = decreasing			3.8	3.95		V	
		Input high voltage (V _{IH})					open (4)	V	
	Inhibit control (pin 1)	Input low voltage (V _{IL})			-0.3		0.6		
		Input low current (I _{IL})				-125		μΑ	
I _{I(stby)}	Input standby current	Pin 1 to GND				1		mA	
F _S	Switching frequency	Over V _I and I _O ranges	Over V _I and I _O ranges					kHz	
Cı	External input capacitance			100 (5)			μF		
		Non-ceramic		100 (6)		3000 (7)			
Co	External output capacitance	Ceramic				22 (6)	100	μF	
		Equivalent series resista	nce (non-ceramic)		5 (8)			mΩ	
MTBF	Calculated reliability	Per Bellcore TR-332, 50 T _A = 40°C, ground benig			13.7			10 ⁶ Hrs	

- (1) For output voltages less than 1.0 V, the output ripple may increase (up to 2x) when operating at input voltages greater than (V_O x15).
- (2) The minimum input voltage is 4.5 V or $(V_0/0.83)$ V, whichever is greater.
- (3) The set-point voltage tolerance is affected by the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with with 100 ppm/°C or better temperature stability.
- (4) This control pin has an internal pullup to the input voltage V_I. If it is left open circuit, the module operates when input power is applied. The open pin voltage is 2.8 V (typ). A small low-leakage (<100 nA) MOSFET is recommended for control. Do not tie the inhibit pin to V_I or to another module's inhibit pin. See the application section for further guidance.
- (5) An external 100-μF bulk capacitor is required across the input (V_I and GND) for proper operation. Locate the capacitor close to the module.
- (6) An external 100-μF non-ceramic capacitor is required across the output (V_O and GND) for proper operation. Locate the capacitor close to the module. Adding additional capacitance close to the load improves the response of the regulator to load transients.
- (7) This is the calculated maximum capacitance. The minimum ESR limitation often results in a lower value. See the capacitor application information for further guidance.
- (8) This is the typical ESR for all the non-ceramic capacitance. Use 7 mΩ as the minimum when calculating the total equivalent series resistance (ESR) using the max-ESR values specified by the capacitor manufacturer.


Copyright © 2007–2013, Texas Instruments Incorporated



PIN ASSIGNMENT


TERMINAL FUNCTIONS

TERMINAL		DECORPTION
NAME	NO.	DESCRIPTION
VI	2	The positive input voltage power node to the module, which is referenced to common GND.
GND	3	This is the common ground connection for the V_I and V_O power connections. It is also the 0 VDC reference for the <i>Inhibit</i> and V_O <i>Adjust</i> control inputs.
Vo	4	The regulated positive power output with respect to the GND node.
V _O Adjust	5	A 1% resistor must be connected between this pin and GND (pin 3) to set the output voltage of the module higher than 0.6 V. If left open-circuit, the output voltage defaults to this value. The temperature stability of the resistor should be 100 ppm/°C (or better). The set-point range is from 0.6 V to 5.5 V. For information on output voltage adjustment see the related application section.
		The $V_OAdjust$ pin must never be connected directly to GND . The minimum resistance between $V_OAdjust$ and GND is limited to 240 Ω .
Inhibit	1	The Inhibit pin is an open-collector/drain-negative logic input that is referenced to GND. Applying a low-level ground signal to this input disables the module's output. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module will produce an output voltage whenever a valid input source is applied.





TYPICAL CHARACTERISTICS (12-V INPUT) (1) (2)




- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 4, Figure 5, Figure 6.

Copyright © 2007–2013, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (5-V INPUT) (1) (2)



(1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 7, Figure 8, and Figure 9.

Airflow

Nat conv

30

(2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 10.

3 4 - Output Current - A Figure 10.



APPLICATION INFORMATION

ADJUSTING THE OUTPUT VOLTAGE

The $V_OAdjust$ control (pin 5) sets the output voltage of the PTR08060W product. The adjustment range is from 0.6 V to 5.5 V. The adjustment method requires the addition of a single external resistor, R_{SET} , that must be connected directly between the $V_OAdjust$ and GND pin 3. Table 1 gives the standard external resistor for a number of common bus voltages, along with the actual voltage the resistance produces.


For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 2. Figure 11 shows the placement of the required resistor.

$$R_{SET} = \frac{1.182}{V_O - 0.591} \left(k\Omega \right)$$

Table 1. Standard Values of R_{SET} for Common Output Voltages

V _O (V) (Required)	R _{SET} (kΩ) (Standard Value)	V _O (V) (Actual)
5 ⁽¹⁾	0.267	5.018
3.3	0.432	3.327
2.5	0.619	2.501
1.8	0.976	1.802
1.5	1.3	1.500
1.2	1.91	1.210
1	2.87	1.003
0.7	10.7	0.701

 The minimum input voltage is 4.5 V or (V_O/0.83) V, whichever is greater.



- (1) A 0.05-W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 5 and 3 using dedicated PCB traces.
- (2) The $V_OAdjust$ pin must never be connected directly to *GND*. The minimum resistance between $V_OAdjust$ and *GND* is limited to 240 Ω .
- (3) Never connect capacitors from V_OAdjust to either GND or V_O. Any capacitance added to the V_OAdjust pin will affect the stability of the regulator.

Figure 11. Vo Adjust Resistor Placement



Table 2. Calculated R_{SET} Resistor Values

V _O Req'd (V)	R _{SET} (kΩ)	V _O Req'd (V)	$R_{SET}(k\Omega)$	V _O Req'd (V)	R _{SET} (kΩ)
0.6	131	2.3	0.692	4.0	0.347
0.7	10.8	2.4	0.653	4.1	0.337
0.8	5.66	2.5	0.619	4.2	0.328
0.9	3.83	2.6	0.588	4.3	0.319
1.0	2.89	2.7	0.560	4.4	0.310
1.1	2.32	2.8	0.535	4.5	0.302
1.2	1.94	2.9	0.512	4.6	0.295
1.3	1.67	3.0	0.491	4.7	0.288
1.4	1.46	3.1	0.471	4.8	0.281
1.5	1.30	3.2	0.453	4.9	0.274
1.6	1.17	3.3	0.436	5.0	0.268
1.7	1.07	3.4	0.421	5.1	0.262
1.8	0.978	3.5	0.406	5.2	0.256
1.9	0.903	3.6	0.393	5.3	0.251
2.0	0.839	3.7	0.380	5.4	0.246
2.1	0.783	3.8	0.368	5.5	0.241
2.2	0.735	3.9	0.357		

CAPACITOR RECOMMENDATIONS FOR THE PTR08060W POWER MODULE

Capacitor Technologies

Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum, ceramic, or OS-CON type capacitors are required.

Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

Tantalum, Polymer-Tantalum Capacitors

Tantalum type capacitors may only used on the output bus, and are recommended for applications where the ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are suggested over many other tantalum types due to their lower ESR, higher rated surge, power dissipation, and ripple current capability. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

www.ti.com

Input Capacitor (Required)

The PTR08060W requires a minimum input capacitance of 100 μ F. The ripple current rating of the electrolytic capacitor must be at least 650 mArms. An optional 22- μ F X5R/X7R ceramic capacitor is recommended to reduce the RMS ripple current. Table 3 includes a preferred list of capacitors by vendor.

Input Capacitor Information

The size and value of the input capacitor is determined by the converter's transient performance capability. The minimum value assumes that the converter is supplied with a responsive, low-inductance input source. The source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground planes.

Ceramic capacitors should be located as close as possible to the module's input pins, within 0.5 inch (1.3 cm). Adding ceramic capacitance is necessary to reduce the high-frequency ripple voltage at the module's input. This reduces the magnitude of the ripple current through the electroytic capacitor, as well as the amount of ripple current reflected back to the input source. Additional ceramic capacitors can be added to further reduce the RMS ripple current requirement for the electrolytic capacitor.

The main considerations when selecting input capacitors are the RMS ripple current rating, temperature stability, and maintaining less than 100 m Ω of equivalent series resistance (ESR).

Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of 2 x (maximum dc voltage + ac ripple). This is standard practice to ensure reliability. No tantalum capacitors were found to have voltage ratings sufficient to meet this requirement.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.

Output Capacitor (Required)

The PTR08060W requires a minimum 100 μ F of non-ceramic output capacitance. Additional non-ceramic, low-ESR capacitance is recommended for improved performance. See data sheet for maximum capacitance limits. The required capacitance above the minimum is determined by actual transient deviation requirements. Table 3 includes a preferred list of capacitors by vendor.

Output Capacitor Information

When selecting output capacitors, the main considerations are capacitor type, temperature stability, and ESR.

Ceramic output capacitors added for high-frequency bypassing should be located as close as possible to the load to be effective. Ceramic capacitor values below 10 μF should not be included when calculating the total output capacitance value.

When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.

Designing for Fast Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 2.5 A/µs. The typical voltage deviation for this load transient is given in the Electrical Characteristics table using the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.

If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional low ESR ceramic capacitor decoupling. Generally, with load steps greater than 100 A/ μ s, adding multiple 10- μ F ceramic capacitors plus 10 x 1 μ F, and numerous high frequency ceramics (\leq 0.1 μ F) is all that is required to soften the transient higher frequency edges. The PCB location of these capacitors in relation to the load is critical. DSP, FPGA and ASIC vendors identify types, location and amount of capacitance required for optimum performance. Low impedance buses, unbroken PCB copper planes, and components located as close as possible to the high frequency devices are essential for optimizing transient performance.

Copyright © 2007–2013, Texas Instruments Incorporated



Table 3. Recommended Input/Output Capacitors (1)

			Capacito	Characteristics	i	Qua	intity		
Capacitor Vendor, Type/Series (Style)	Working Voltage (V)	Value (µF)	Max ESR at 100 kHz (Ω)	Max Ripple Current at 85°C (Irms) (mA)	Physical Size (mm)	Input Bus	Output Bus	Vendor Number	
Panasonic, Aluminum	25	330	0.090	775	10 × 12,5	1	1	EEUFC1E331	
FC (Radial)	35	180	0.090	775	10 × 12,5	1	1	EEUFC1V181	
FK (SMD)	25	470	0.080	850	10 × 10,2	1	1	EEVFK1E471P	
United Chemi-Con									
PXA-Poly-Aluminum (SMD)	16	150	0.026	3430	$10 \times 7,7$	1	≤ 4	PXA16VC151MJ80TP	
PS (Radial)	20	100	0.024	3300	8 × 11,5	1	≤ 4	20PS100MH11	
LXZ, Aluminum (Radial)	35	220	0.090	760	10 × 12,5	1	1	LXZ35VB221M10X12LL	
Nichicon Aluminum									
HD (Radial)	25	220	0.072	760	8 × 11,5	1	1	UHD1E221MPR	
PM (Radial)	35	220	0.090	770	10 × 15	1	1	UPM1V221MHH6	
Sanyo SVP, Os-con (SMD)	20	100	0.024	3300	8 × 12	1	≤ 4	20SVP100M	
SEQP, Os-con (Radial)	20	100	0.024	3300	8 × 12	1	≤ 4	20SEQP100M	
TPE, Pos-Cap (SMD)	10	220	0.025	2400	7,3 × 5,7	N/R (2)	≤ 4	10TPE220ML	
AVX, Tantalum	10	100	0.100	1090	7,3 × 4,3 × 4,1	N/R (2)	≤ 5	TPSD107M010R0100	
TPS (SMD)	10	220	0.100	1414	$7.3 \times 4.3 \times 4.1$	N/R (2)	≤ 5	TPSV227M010R0100	
,	25	68	0.095	1451	$7.3 \times 4.3 \times 4.1$	2	≤ 5	TPSV686M025R0080	
Kemet									
T520, Poy-Tant (SMD)	10	100	0.080	1200	$7.3 \times 5.7 \times 4$	N/R (2)	≤ 5	T520D107M010AS	
T495, Tantalum (SMD)	10	100	0.100	1100	$7.3 \times 5.7 \times 4$	N/R (2)	≤ 5	T495X107M010AS	
Vishay-Sprague	10	150	0.090	1100	$7,3 \times 6 \times 4,1$	N/R (2)	≤ 5	594D157X0010C2T	
594D, Tantalum (SMD)	25	68	0.095	1600	$7.3 \times 6 \times 4.1$	2	≤ 5	594D686X0025R2T	
94SP, Organic (Radial)	16	100	0.070	2890	10 × 10,5	1	≤ 5	94SP107X0016FBP	
94SVP, Organic (SMD)	20	100	0.025	3260	8 × 12	1	≤ 4	94SVP107X0020E12	
Kemet, Ceramic X5R (SMD)	16	10	0.002	_	1210 case	1 ⁽³⁾	≤ 5	C1210C106M4PAC	
	6.3	47	0.002		3225 mm	N/R (2)	≤ 5	C1210C476K9PAC	
Murata, Ceramic X5R (SMD)	6.3	100	0.002	_	1210 case	N/R (2)	≤ 3	GRM32ER60J107M	
	6.3	47			3225 mm	N/R (2)	≤ 5	GRM32ER60J476M	
	16	22				1 ⁽³⁾	≤ 5	GRM32ER61C226L	
	16	10				1 ⁽³⁾	≤ 5	GRM32DR61C106K	
TDK, Ceramic X5R (SMD)	6.3	100	0.002	_	1210 case	N/R (2)	≤ 3	C3225X5ROJ107MT	
	6.3	47			3225 mm	N/R (2)	≤ 5	C3225X5ROJ476MT	
	16	22				1 ⁽³⁾	≤ 5	C3225X5R1C226MT	
	16	10				1 (3)	≤ 5	C3225X5R1C106MT	

(1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products. In some instances, the capacitor product life cycle may be in decline and have short-term consideration for obsolescence.

RoHS, Lead-free and Material Details

Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

- (2) N/R Not recommended. The capacitor voltage rating does not meet the minimum operating limits.
- (3) Ceramic capacitors are required to complement electrolytic types at the input and to reduce high-frequency ripple current.



Power-Up Characteristics

When configured per the standard application, the PTR08060W power module produces a regulated output voltage following the application of a valid input source voltage. During power up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay (typically 10 ms) into the power-up characteristic. This is from the point that a valid input source is recognized. Figure 12 shows the power-up waveforms for a PTR08060W, operating from a 12-V input and with the output voltage adjusted to 3.3 V. The waveforms were measured with a 4-A constant current load.




Figure 12. Power-Up Waveforms

Overcurrent Protection

For protection against load faults, the PTR08060W incorporates output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

Copyright © 2007–2013, Texas Instruments Incorporated



Output On/Off Inhibit

For applications requiring output voltage on/off control, the PTR08060W power module incorporates an output on/off Inhibit control (pin 1). The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power module functions normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to Vin with respect to GND.

Figure 13 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit control has its own internal pullup to V_I potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the *Inhibit* control pin and disables the output of the module. If Q1 is then turned off, the module will execute a soft-start power-up sequence. A regulated output voltage is produced within 20 msec. Figure 14 shows the typical rise in the output voltage, following the turn off of Q1. The turn off of Q1 corresponds to the fall in the waveform, Q1 Vgs. The waveforms were measured with a 4-A constant current load.




Figure 13. On/Off Inhibit Control Circuit




Figure 14. Power Up Response From Inhibit Control



	-	
\A/\A/\A/	ti	com

Ch	anges from Revision F (April 2011) to Revision G	Page
•	Deleted Over-Temperature Protection	1



PACKAGE OPTION ADDENDUM

5-Sep-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTR08060WVD	ACTIVE	SIP MODULE	EDP	5	80	RoHS Exempt & Green (In Work)	SN	N / A for Pkg Type	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EDP (R-PDSS-T5)

DOUBLE SIDED MODULE



NOTES:

- All linear dimensions are in inches (mm).
- This drawing is subject to change without notice. 2 place decimals are $\pm 0.030~(\pm 0.76 \text{mm})$.
- D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
 F. Pins are SQ 0.025" (0,64).
 G. All pins: Material Phosphor Bronze

Finish – Tin (100%) over Nickel plate



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated