

Sample &

Buy





Support &

20

RC4558

SLOS073G - MARCH 1976-REVISED OCTOBER 2014

RC4558 Dual General-Purpose Operational Amplifier

Technical

Documents

1 Features

- Continuous Short-Circuit Protection
- Wide Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- Low Power Consumption
- No Latch-Up
- Unity-Gain Bandwidth: 3 MHz Typ
- Gain and Phase Match Between Amplifiers
- Low Noise: 8 nV/√Hz Typ at 1 kHz

2 Applications

- DVD Recorders and Players
- Pro Audio Mixers

3 Description

Tools &

Software

The RC4558 device is a dual general-purpose operational amplifier, with each half electrically similar to the μ A741, except that offset null capability is not provided.


The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is shortcircuit protected, and the internal frequency compensation ensures stability without external components.

Device Information(1)

PART NUMBER	PACKAGE (PIN)	BODY SIZE								
	SOIC (8)	4.90 mm × 3.91 mm								
	SOIC (8)	3.00 mm × 3.00 mm								
RC4558	PDIP (8)	9.81 mm × 6.35 mm								
	TSSOP (8)	3.00 mm × 4.40 mm								
	SOP (8)	6.20 mm × 5.30 mm								

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Noninverting Amplifier Schematic



2

Table of Contents

1	Fea	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Operating Characteristics 5
	6.7	Typical Characteristics 6
7	Deta	ailed Description
	7.1	Overview

4 Revision History

Changes from Revision F (September 2010) to Revision G

- Added Applications, Device Information table, Handling Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section..... 1
- Removed Ordering Information table. 1

	7.3	Feature Description
	7.4	Device Functional Modes
8	Appl	ication and Implementation 10
	8.1	Typical Application 10
9	Pow	er Supply Recommendations
10	Layo	out
	10.1	Layout Guidelines 14
	10.2	Layout Example 14
11	Devi	ce and Documentation Support 15
	11.1	Trademarks 15
	11.2	Electrostatic Discharge Caution 15
	11.3	Glossary 15
12	Mec	hanical, Packaging, and Orderable
	Infor	mation 15




www.ti.com

Page



5 Pin Configuration and Functions



Pin Functions

Р	IN	ТҮРЕ	DESCRIPTION
NAME	NO.	TTPE	DESCRIPTION
1IN+	3	I	Noninverting input
1IN-	2	I	Inverting Input
10UT	1	0	Output
2IN+	5	I	Noninverting input
2IN-	6	I	Inverting Input
20UT	7	0	Output
V _{CC} +	8	—	Positive Supply
V _{CC} -	4	_	Negative Supply

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN MA	X UNIT
V_{CC+}	Supply voltage ⁽²⁾	1	8
V_{CC-}	Supply voltage ⁽²⁾	-1	8 ^V
V _{ID}	Differential input voltage ⁽³⁾	±3	0 V
VI	Input voltage (any input) ⁽²⁾⁽⁴⁾	±1	5 V
	Duration of output short circuit to ground, one amplifier at a time ⁽⁵⁾	Unlin	nited
TJ	Operating virtual junction temperature	15	0°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.

(3) Differential voltages are at IN+ with respect to IN-.

(4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

(5) Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	150	°C
V	V(rep) Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	0	500	V
V(ESD)		Charged device model (CDM), per AEC Q100-011 ⁽²⁾	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC+}	Supply voltage		5	15	V
V _{CC-}	Supply voltage		-5	-15	v
-	On arating free dir temperature	RC4558	0	70	°C
I A	Operating free-air temperature	RC4558I	-40	85	

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	D	DGK	Р	PS	PW	UNIT	
		8 PINS						
R_{\thetaJA}	Junction-to-ambient thermal resistance	97	172	85	95	149	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

at specified free-air temperature, V_{CC+} = 15 V, V_{CC-} = –15 V

	PARAMETER		TEST CONDITIONS ⁽¹⁾	T _A ⁽²⁾	MIN	ТҮР	MAX	UNIT	
V	Input offect veltage		N/ 0	25°C		0.5	6	mV	
V _{IO}	Input offset voltage		$V_{O} = 0$	Full range			7.5	mv	
	Innut offect ourrent		N/ 0	25°C		5	200	~ ^	
I _{IO}	Input offset current		$V_{O} = 0$	Full range			300	nA	
L.	Input bias current		$V_{\Omega} = 0$	25°C		150	500	nA	
I _{IB}	input bias current		v _O = 0	Full range			800	ΠA	
V _{ICR}	Common-mode input voltage ran	ge		25°C	±12	±14		V	
			$R_L = 10 \ k\Omega$	25°C	±12	±14			
V _{OM}	Maximum output voltage swing		$\mathbf{P} = 2 \mathbf{k} 0$	25°C	±10	±13		V	
			$R_L = 2 k\Omega$	Full range	±10				
٨	Large-signal differential voltage a	molification	$R_{L} \geq 2 k\Omega$,	25°C	20	300		V/mV	
A _{VD}	Large-signal differential voltage a	Implification	$V_{O} = \pm 10 V$	Full range	15			V/IIIV	
B ₁	Unity-gain bandwidth			25°C		3		MHz	
r _i	Input resistance			25°C	0.3	5		MΩ	
CMRR	Common-mode rejection ratio			25°C	70	90		dB	
k _{SVS}	Supply-voltage sensitivity ($\Delta V_{IO}/Z$	VV _{CC})	$V_{CC} = \pm 15 V$ to $\pm 9 V$	25°C		30	150	μV/V	
V _n	Equivalent input noise voltage (cl	osed loop)	A_{VD} = 100, R_{S} = 100 Ω, f = 1 kHz, BW = 1 Hz	25°C		8		nV/√Hz	
				25°C		2.5	5.6		
I _{CC}	Supply current (both amplifiers)		V _O = 0, No load	T _A min		3	6.6	mA	
			NO IOdd	T _A max		2.3	5		
				25°C		75	170		
P _D Total power dissipation (both amplifiers)			V _O = 0, No load	T _A min		90	200	mW	
						70	150		
		Open loop	R _S = 1 kΩ,	0590		85			
V ₀₁ /V ₀₂	Crosstalk attenuation	A _{VD} = 100	f = 10 kHz	25°C		105		dB	

All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified.
 Full range is 0°C to 70°C for RC4558 and -40°C to 85°C for RC4558I.

6.6 Operating Characteristics

 $V_{CC+} = 15 \text{ V}, V_{CC-} = -15 \text{ V}, T_A = 25^{\circ}\text{C}$


	PARAMETER		TEST CONDITIO	MIN	TYP	MAX	UNIT	
tr	Rise time	V _I = 20 mV,	$R_L = 2 k\Omega$,	$C_{L} = 100 \text{ pF}$		0.13		ns
	Overshoot	V _I = 20 mV,	$R_L = 2 k\Omega$,	C _L = 100 pF		5%		
SR	Slew rate at unity gain	V _I = 10 V,	$R_L = 2 k\Omega$,	C _L = 100 pF	1.1	1.7		V/µs

RC4558 SLOS073G - MARCH 1976 - REVISED OCTOBER 2014




www.ti.com

6.7 Typical Characteristics






Typical Characteristics (continued)



RC4558 SLOS073G – MARCH 1976–REVISED OCTOBER 2014 TEXAS INSTRUMENTS

www.ti.com

Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The RC4558 device is a dual general-purpose operational amplifier, with each half electrically similar to the μ A741, except that offset null capability is not provided.

The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltagefollower applications. The device is short-circuit protected, and the internal frequency compensation ensures stability without external components.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. The RC4558 device has a 3-MHz unity-gain bandwidth.

7.3.2 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage, then converting to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of the RC4558 device is 90 dB.

7.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The RC4558 device has a 1.7 V/µs slew rate.

7.4 Device Functional Modes

The RC4558 device is powered on when the supply is connected. Each of these devices can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

XAS

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Typical Application

Some applications require differential signals. Figure 14 shows a simple circuit to convert a single-ended input of 2 V to 10 V into differential output of ± 8 V on a single 15-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier acts as a buffer and creates a voltage, V_{OUT+}. The second amplifier inverts the input and adds a reference voltage to generate V_{OUT-}. Both V_{OUT+} and V_{OUT-} range from 2 V to 10 V. The difference, V_{DIFF}, is the difference between V_{OUT+} and V_{OUT-}.




Figure 14. Schematic for Single-Ended Input to Differential Output Conversion



(1)

Typical Application (continued)

8.1.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 15 V
- Reference voltage: 12V
- Input: 2 V to 10 V
- Output differential: ±8 V

8.1.2 Detailed Design Procedure

The circuit in Figure 14 takes a single-ended input signal, V_{IN} , and generates two output signals, V_{OUT+} and V_{OUT-} using two amplifiers and a reference voltage, V_{REF} . V_{OUT+} is the output of the first amplifier and is a buffered version of the input signal, V_{IN} (see Equation 1). V_{OUT-} is the output of the second amplifier which uses V_{REF} to add an offset voltage to V_{IN} and feedback to add inverting gain. The transfer function for V_{OUT-} is Equation 2.

$$V_{OUT+} = V_{IN}$$

$$V_{\text{OUT-}} = V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{IN}} \times \frac{R_2}{R_1}$$
(2)

The differential output signal, V_{DIFF} , is the difference between the two single-ended output signals, V_{OUT+} and V_{OUT-} . Equation 3 shows the transfer function for V_{DIFF} . By applying the conditions that $R_1 = R_2$ and $R_3 = R_4$, the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to the V_{REF} . The differential output range is $2 \times V_{REF}$. Furthermore, the common mode voltage will be one half of V_{REF} (see Equation 7).

$$V_{\text{DIFF}} = V_{\text{OUT}+} - V_{\text{OUT}-} = V_{\text{IN}} \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} = V_{IN}$$

$$V_{OUT-} = V_{REF} - V_{IN}$$

$$(5)$$

$$V_{\text{DIFF}} = 2 \times V_{\text{IN}} - V_{\text{REF}}$$

$$V_{\text{cm}} = \left(\frac{V_{\text{OUT}+} + V_{\text{OUT}-}}{2}\right) = \frac{1}{2} V_{\text{REF}}$$
(7)

8.1.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common mode input range and the output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design. Because RC4558 has a bandwidth of 3 MHz, this circuit will only be able to process signals with frequencies of less than 3 MHz.

8.1.2.2 Passive Component Selection

Because the transfer function of V_{OUT-} is heavily reliant on resistors (R₁, R₂, R₃, and R₄), use resistors with low tolerances to maximize performance and minimize error. This design used resistors with resistance values of 36 k Ω with tolerances measured to be within 2%. But, if the noise of the system is a key parameter, the user can select smaller resistance values (6 k Ω or lower) to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.

RC4558 SLOS073G – MARCH 1976 – REVISED OCTOBER 2014




www.ti.com

Typical Application (continued)

8.1.3 Application Curves

The measured transfer functions in Figure 15, Figure 16, and Figure 17 were generated by sweeping the input voltage from 0 V to 12 V. However, this design should only be used between 2 V and 10 V for optimum linearity.





9 Power Supply Recommendations

The RC4558 device is specified for operation from ± 5 V to ± 15 V; many specifications apply from -0° C to 70° C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages outside of the \pm 18-V range can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.

RC4558 SLOS073G – MARCH 1976 – REVISED OCTOBER 2014



10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to *Circuit Board Layout Techniques*, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example





Figure 18. Operational Amplifier Schematic for Noninverting Configuration







11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
RC4558D	LIFEBUY	SOIC	D	8	75	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	
RC4558DE4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	
RC4558DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(YRP, YRS, YRU)	Samples
RC4558DGKRG4	ACTIVE	VSSOP	DGK	8	2500	TBD	Call TI	Call TI	0 to 70		Samples
RC4558DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558DRG3	LIFEBUY	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	RC4558	
RC4558DRG4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	
RC4558ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	
RC4558IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YSP, YSS, YSU)	Samples
RC4558IDGKRG4	LIFEBUY	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YSP, YSS, YSU)	
RC4558IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	Samples
RC4558IDRG4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	
RC4558IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	RC4558IP	Samples
RC4558IPW	LIFEBUY	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	
RC4558IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	R4558I	Samples
RC4558P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	RC4558P	Samples
RC4558PSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558	Samples
RC4558PSRG4	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558	Samples
RC4558PW	LIFEBUY	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558	
RC4558PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	R4558	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Package	Pins	SPQ	Reel	Reel	A0	В0	К0	P1	w	Pin1
Device	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
RC4558DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
RC4558DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
RC4558DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
RC4558IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
RC4558IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4558IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
RC4558PSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
RC4558PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
RC4558PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

29-Apr-2024



All dimensions are nominal		·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
RC4558DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
RC4558DR	SOIC	D	8	2500	340.5	338.1	20.6
RC4558DRG3	SOIC	D	8	2500	364.0	364.0	27.0
RC4558DRG4	SOIC	D	8	2500	340.5	338.1	20.6
RC4558IDGKR	VSSOP	DGK	8	2500	370.0	355.0	55.0
RC4558IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
RC4558IDR	SOIC	D	8	2500	340.5	338.1	20.6
RC4558IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
RC4558PSR	SO	PS	8	2000	356.0	356.0	35.0
RC4558PWR	TSSOP	PW	8	2000	364.0	364.0	27.0
RC4558PWR	TSSOP	PW	8	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

29-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are	e nominal
---------------------	-----------

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
RC4558D	D	SOIC	8	75	507	8	3940	4.32
RC4558D	D	SOIC	8	75	506.6	8	3940	4.32
RC4558DE4	D	SOIC	8	75	506.6	8	3940	4.32
RC4558DE4	D	SOIC	8	75	507	8	3940	4.32
RC4558ID	D	SOIC	8	75	507	8	3940	4.32
RC4558IP	Р	PDIP	8	50	506	13.97	11230	4.32
RC4558IP	Р	PDIP	8	50	506	13.97	11230	4.32
RC4558IPW	PW	TSSOP	8	150	530	10.2	3600	3.5
RC4558P	Р	PDIP	8	50	506	13.97	11230	4.32
RC4558PW	PW	TSSOP	8	150	530	10.2	3600	3.5

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated