

## SCAN90004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

Check for Samples: [SCAN90004](#)

### FEATURES


- 1.5 Gbps Maximum Data Rate Per Channel
- Configurable Pre-emphasis Drives Lossy Backplanes and Cables
- Low Output Skew and Jitter
- LVDS/CML/LVPECL Compatible Input, LVDS Output
- On-chip 100Ω Input and Output Termination
- 12 kV ESD Protection on LVDS Outputs
- IEEE 1149.1 JTAG Interface
- IEEE 1149.6 Limited Capability
- Fault Insertion
- Single 3.3V Supply
- Very Low Power Consumption
- Industrial -40 to +85°C Temperature Range
- Small TQFP Package Footprint
- See [DS90LV004](#) for Non-JTAG Version

### DESCRIPTION

The SCAN90004 is a four channel 1.5 Gbps LVDS buffer/repeater. High speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while configurable pre-emphasis overcomes ISI jitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVDS signals such as those on TI's 10-, 16-, and 18-bit Bus LVDS SerDes, as well as CML and LVPECL. The differential inputs and outputs are internally terminated with a 100Ω resistor to improve performance and minimize board space. The repeater function is especially useful for boosting signals for longer distance transmission over lossy cables and backplanes.

Integrated testability circuitry supports IEEE1149.1 (JTAG) on single-ended LVTTTL/CMOS I/O and limited IEEE1149.6 capability on high-speed differential LVDS interconnects. The 3.3V supply, CMOS process, and LVDS I/O ensure stable high performance at low power over the entire industrial -40 to +85°C temperature range.


### Typical Application




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

**Block and Connection Diagrams**



**Figure 1. SCAN90004 Block Diagram**



**Figure 2. Pinout - Top View**

**Pin Descriptions**

Pin Name	TQFP Pin Number	I/O, Type	Description
<b>DIFFERENTIAL INPUTS</b>			
IN0+ IN0-	13 14	I, LVDS	Channel 0 inverting and non-inverting differential inputs.
IN1+ IN1-	15 16	I, LVDS	Channel 1 inverting and non-inverting differential inputs.
IN2+ IN2-	19 20	I, LVDS	Channel 2 inverting and non-inverting differential inputs.
IN3+ IN3-	21 22	I, LVDS	Channel 3 inverting and non-inverting differential inputs.
<b>DIFFERENTIAL OUTPUTS</b>			
OUT0+ OUT0-	48 47	O, LVDS	Channel 0 inverting and non-inverting differential outputs. <sup>(1)</sup>
OUT1+ OUT1-	46 45	O, LVDS	Channel 1 inverting and non-inverting differential outputs. <sup>(1)</sup>
OUT2+ OUT2-	42 41	O, LVDS	Channel 2 inverting and non-inverting differential outputs. <sup>(1)</sup>
OUT3+ OUT3-	40 39	O, LVDS	Channel 3 inverting and non-inverting differential outputs. <sup>(1)</sup>
<b>DIGITAL CONTROL INTERFACE</b>			
PWDN	12	I, LVTTTL	A logic low at PWDN activates the hardware power down mode.

(1) The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the SCAN90004 device have been optimized for point-to-point backplane and cable applications.

**Pin Descriptions (continued)**

Pin Name	TQFP Pin Number	I/O, Type	Description
PEM0 PEM1	1 2	I, LVTTTL	Pre-emphasis Control Inputs (affects all Channels)
TDI	34	I, LVTTTL	Test Data Input to support IEEE 1149.1 features
TDO	35	O, LVTTTL	Test Data Output to support IEEE 1149.1 features
TMS	27	I, LVTTTL	Test Mode Select to support IEEE 1149.1 features
TCK	26	I, LVTTTL	Test Clock to support IEEE 1149.1 features
$\overline{\text{TRST}}$	25	I, LVTTTL	Test Reset to support IEEE 1149.1 features
<b>POWER</b>			
V <sub>DD</sub>	3, 4, 5, 7, 10, 11, 28, 29, 32, 33	I, Power	V <sub>DD</sub> = 3.3V, ±5%
GND	8, 9, 17, 18, 23, 24, 37, 38, 43, 44	I, Power	Ground
N/C	6, 30, 31, 36		No Connect



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings <sup>(1)</sup>**

Supply Voltage (V <sub>DD</sub> )		-0.3V to +4.0V
CMOS Input Voltage		-0.3V to (V <sub>DD</sub> +0.3V)
LVDS Input Voltage <sup>(2)</sup>		-0.3V to (V <sub>DD</sub> +0.3V)
LVDS Output Voltage		-0.3V to (V <sub>DD</sub> +0.3V)
LVDS Output Short Circuit Current		+40 mA
Junction Temperature		+150°C
Storage Temperature		-65°C to +150°C
Lead Temperature (Solder, 4sec)		260°C
Max Pkg Power Capacity @ 25°C		1.64W
Thermal Resistance (θ <sub>JA</sub> )		76°C/W
Package Derating above +25°C		13.2mW/°C
ESD Last Passing Voltage (LVDS output pins)	HBM, 1.5kΩ, 100pF	12kV
	EIAJ, 0Ω, 200pF	250V
ESD Last Passing Voltage (All other pins)	HBM, 1.5kΩ, 100pF	8kV
	EIAJ, 0Ω, 200pF	250V

(1) Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. TI does not recommend operation of products outside of recommended operation conditions.

(2) V<sub>ID</sub> max < 2.4V

**Recommended Operating Conditions**

Supply Voltage (V <sub>DD</sub> )	3.15V to 3.45V
Input Voltage (V <sub>I</sub> ) <sup>(1)</sup>	0V to V <sub>DD</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>DD</sub>
Operating Temperature (T <sub>A</sub> ) Industrial	-40°C to +85°C

(1) V<sub>ID</sub> max < 2.4V

## Electrical Characteristics

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Units
<b>LVTTL DC SPECIFICATIONS</b> ( $\overline{\text{PWDN}}$ , PEM0, PEM1, TDI, TDO, TCK, TMS, $\overline{\text{TRST}}$ )						
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>DD</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = V <sub>DD</sub> = V <sub>DDMAX</sub>	-10		+10	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = V <sub>SS</sub> , V <sub>DD</sub> = V <sub>DDMAX</sub>	-10		+10	μA
I <sub>ILR</sub>	Low Level Input Current	TDI, TMS, $\overline{\text{TRST}}$	-40		-200	μA
C <sub>IN1</sub>	Input Capacitance	Any Digital Input Pin to V <sub>SS</sub>		3.5		pF
C <sub>OUT1</sub>	Output Capacitance	Any Digital Output Pin to V <sub>SS</sub>		5.5		pF
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA	-1.5	-0.8		V
V <sub>OH</sub>	High Level Output Voltage (TDO)	I <sub>OH</sub> = -12 mA, V <sub>DD</sub> = 3.15 V	2.4			V
		I <sub>OH</sub> = -100 μA, V <sub>DD</sub> = 3.15 V	V <sub>DD</sub> -0.2			V
V <sub>OL</sub>	Low Level Output Voltage (TDO)	I <sub>OL</sub> = 12 mA, V <sub>DD</sub> = 3.15 V			0.5	V
		I <sub>OL</sub> = 100 μA, V <sub>DD</sub> = 3.15 V			0.2	V
I <sub>OS</sub>	Output Short Circuit Current	TDO	-15		-125	mA
I <sub>OZ</sub>	Output TRI-STATE Current	TDO	-10		+10	μA
<b>LVDS INPUT DC SPECIFICATIONS</b> (INn±)						
V <sub>TH</sub>	Differential Input High Threshold <sup>(2)</sup>	V <sub>CM</sub> = 0.8V to 3.4V, V <sub>DD</sub> = 3.45V		0	100	mV
V <sub>TL</sub>	Differential Input Low Threshold <sup>(2)</sup>	V <sub>CM</sub> = 0.8V to 3.4V, V <sub>DD</sub> = 3.45V	-100	0		mV
V <sub>ID</sub>	Differential Input Voltage	V <sub>CM</sub> = 0.8V to 3.4V, V <sub>DD</sub> = 3.45V	100		2400	mV
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 150 mV, V <sub>DD</sub> = 3.45V	0.05		3.40	V
C <sub>IN2</sub>	Input Capacitance	IN+ or IN- to V <sub>SS</sub>		5.2		pF
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 3.45V, V <sub>DD</sub> = V <sub>DDMAX</sub>	-10		+10	μA
		V <sub>IN</sub> = 0V, V <sub>DD</sub> = V <sub>DDMAX</sub>	-10		+10	μA
<b>LVDS OUTPUT DC SPECIFICATIONS</b> (OUTn±)						
V <sub>OD</sub>	Differential Output Voltage, 0% Pre-emphasis <sup>(2)</sup>	R <sub>L</sub> = 100Ω external resistor between OUT+ and OUT-	250	500	600	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> between Complementary States		-35		35	mV
V <sub>OS</sub>	Offset Voltage <sup>(3)</sup>		1.05	1.18	1.475	V
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between Complementary States		-35		35	mV
I <sub>OS</sub>	Output Short Circuit Current	OUT+ or OUT- Short to GND		-60	-90	mA
C <sub>OUT2</sub>	Output Capacitance	OUT+ or OUT- to GND when TRI-STATE		5.5		pF
<b>SUPPLY CURRENT (Static)</b>						
I <sub>CC</sub>	Supply Current	All inputs and outputs enabled and active, terminated with external differential load of 100Ω between OUT+ and OUT-, 0% pre-emphasis		117	140	mA
I <sub>CCZ</sub>	Supply Current - Power Down Mode	$\overline{\text{PWDN}}$ = L, 0% pre-emphasis		2.7	6	mA
<b>SWITCHING CHARACTERISTICS—LVDS OUTPUTS</b>						
t <sub>LHT</sub>	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mb/s, measure between 20% and 80% of V <sub>OD</sub> . <sup>(4)</sup>		210	300	ps
t <sub>HLT</sub>	Differential High to Low Transition Time			210	300	ps

(1) Typical parameters are measured at V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 25°C. They are for reference purposes, and are not production-tested.

(2) Differential output voltage V<sub>OD</sub> is defined as ABS(OUT+–OUT–). Differential input voltage V<sub>ID</sub> is defined as ABS(IN+–IN–).

(3) Output offset voltage V<sub>OS</sub> is defined as the average of the LVDS single-ended output voltages at logic high and logic low states.

(4) Not production tested. Specified by a statistical analysis on a sample basis at the time of characterization.

## Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Units
$t_{PLHD}$	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mb/s, measure at 50% $V_{OD}$ between input to output.		2.0	3.2	ns
$t_{PHLD}$	Differential High to Low Propagation Delay			2.0	3.2	ns
$t_{SKD1}$	Pulse Skew	$ t_{PLHD} - t_{PHLD} $ <sup>(4)</sup>		25	80	ps
$t_{SKCC}$	Output Channel to Channel Skew	Difference in propagation delay ( $t_{PLHD}$ or $t_{PHLD}$ ) among all output channels. <sup>(4)</sup>		50	125	ps
$t_{SKP}$	Part to Part Skew <sup>(4)</sup>	Common edge, parts at same temp and $V_{CC}$ <sup>(4)</sup>			1.1	ns
$t_{JIT}$	Jitter (0% Pre-emphasis) <sup>(5)</sup>	RJ - Alternating 1 and 0 at 750 MHz <sup>(6)</sup>		1.1	1.5	psrms
		DJ - K28.5 Pattern, 1.5 Gbps <sup>(7)</sup>		43	62	psp-p
		TJ - PRBS 2 <sup>23</sup> -1 Pattern, 1.5 Gbps <sup>(8)</sup>		35	85	psp-p
$t_{ON}$	LVDS Output Enable Time	Time from $\overline{PWDN}$ to $OUT_{\pm}$ change from TRI-STATE to active.			300	ns
$t_{OFF}$	LVDS Output Disable Time	Time from $\overline{PWDN}$ to $OUT_{\pm}$ change from active to TRI-STATE.			12	ns
<b>SWITCHING CHARACTERISTICS—SCAN FEATURES</b>						
$f_{MAX}$	Maximum TCK Clock Frequency	$R_L = 500\Omega$ , $C_L = 35\text{ pF}$	25.0			MHz
$t_S$	TDI to TCK, H or L		3.0			ns
$t_H$	TDI to TCK, H or L		0.5			ns
$t_S$	TMS to TCK, H or L		2.5			ns
$t_H$	TMS to TCK, H or L		0.5			ns
$t_W$	TCK Pulse Width, H or L		10.0			ns
$t_W$	$\overline{TRST}$ Pulse Width, L		2.5			ns
$t_{REC}$	Recovery Time, $\overline{TRST}$ to TCK		1.0			ns

(5) Jitter is not production tested, but specified through characterization on a sample basis.

(6) Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage =  $V_{ID} = 500\text{mV}$ , 50% duty cycle at 750MHz,  $t_r = t_f = 50\text{ps}$  (20% to 80%).

(7) Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage =  $V_{ID} = 500\text{mV}$ , K28.5 pattern at 1.5 Gbps,  $t_r = t_f = 50\text{ps}$  (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 1100000101).

(8) Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture jitter has been subtracted. The input voltage =  $V_{ID} = 500\text{mV}$ , 2<sup>23</sup>-1 PRBS pattern at 1.5 Gbps,  $t_r = t_f = 50\text{ps}$  (20% to 80%).

## FEATURE DESCRIPTIONS

### INTERNAL TERMINATIONS

The SCAN90004 has integrated termination resistors on both the input and outputs. The inputs have a 100 $\Omega$  resistor across the differential pair, placing the receiver termination as close as possible to the input stage of the device. The LVDS outputs also contain an integrated 100 $\Omega$  ohm termination resistor, this resistor is used to reduce the effects of Near End Crosstalk (NEXT) and does not take the place of the 100 ohm termination at the inputs to the receiving device. The integrated terminations improve signal integrity and decrease the external component count resulting in space savings.

### OUTPUT CHARACTERISTICS

The output characteristics of the SCAN90004 have been optimized for point-to-point backplane and cable applications, and are not intended for multipoint or multidrop signaling.

### POWERDOWN MODE

The  $\overline{\text{PWDN}}$  input activates a hardware powerdown mode. When the powerdown mode is active ( $\overline{\text{PWDN}}=\text{L}$ ), all input and output buffers and internal bias circuitry are powered off and disabled. Outputs are tri-stated in powerdown mode. JTAG Circuitry is active per the IEEE standard, but does not switch unless TCK is toggling. When exiting powerdown mode, there is a delay associated with turning on bandgap references and input/output buffer circuits as indicated in the LVDS Output Switching Characteristics

Upon asserting the power down function ( $\overline{\text{PWDN}} = \text{Low}$ ), and if the Pre-emphasis feature is enable, it is possible for the driver output to source current for a short amount of time lifting the output common mode to  $V_{\text{DD}}$ . To prevent this occurrence, a load discharge pull down path can be used on either output (1 k $\Omega$  to ground recommended). Alternately, a commonly deployed external failsafe network will also provide this path (see [INPUT FAILSAFE BIASING](#)). The occurrence of this is application dependant, and parameters that will affect if this is of concern include: AC coupling, use of the powerdown feature, presence of the discharge path, presence of the failsafe biasing, the usage of the pre-emphasis feature, and input characteristics of the downstream LVDS Receiver.

### PRE-EMPHASIS

Pre-emphasis dramatically reduces ISI jitter from long or lossy transmission media. Two pins are used to select the pre-emphasis level for all outputs: off, low, medium, or high.

**Table 1. Pre-emphasis Control Selection Table**

PEM1	PEM0	Pre-Emphasis
0	0	Off
0	1	Low
1	0	Medium
1	1	High

### INPUT FAILSAFE BIASING

Failsafe biasing of the LVDS link should be considered if the downstream Receiver is ON and enabled when the source is in TRI-STATE, powered off, or removed. This will set a valid known input state to the active receiver. This is accomplished by using a pull up resistor to  $V_{\text{DD}}$  on the 'plus' line, and a pull down resistor to GND on the 'minus' line. Resistor values are in the 750  $\Omega$  to several k  $\Omega$  range. The exact value depends upon the desired common mode bias point, termination resistor(s) and desired input differential voltage setting. Please refer to application note AN-1194 ([SNLA051](#)) "Failsafe Biasing of LVDS interfaces" for more information and a general discussion.

## Design-for-Test (DfT) Features

### IEEE 1149.1 (JTAG) SUPPORT

The SCAN90004 supports a fully compliant IEEE 1149.1 interface. The Test Access Port (TAP) provides access to boundary scan cells at each LVTTTL I/O on the device for interconnect testing. Differential pins are included in the same boundary scan chain but instead contain IEEE1149.6 cells. IEEE1149.6 is the improved IEEE standard for testing high-speed differential signals.

Refer to the [BSDL](#) file located on TI's website for the details of the SCAN90004 IEEE 1149.1 implementation.

### IEEE 1149.6 SUPPORT

AC-coupled differential interconnections on very high speed (1+ Gbps) data paths are not testable using traditional IEEE 1149.1 techniques. The IEEE 1149.1 structures and methods are intended to test static (DC-coupled), single ended networks. IEEE 1149.6 is targeted for the testing of high-speed differential (including AC coupled) networks. The SCAN90004 includes circuitry to support AC-coupled testing on all differential inputs and outputs and offers limited test capability. The limitations are due to several application specific factors (board layout, capacitor value, data rate etc.), and also IO compliance (LVDS links in general are DC coupled). The SCAN90004 has not been tested for full compliance or full compatibility to the IEEE1149.6 standard. Testing of the device in the targeted application with the appropriate JTAG software will determine what extent of IEEE 1149.6 support is provided by the device.

### FAULT INSERTION

Fault Insertion is a technique used to assist in the verification and debug of diagnostic software. During system testing faults are "injected" to simulate hardware failure and thus help verify the monitoring software can detect and diagnose these faults. In the SCAN90004 an IEEE1149.1 "stuck-at" instruction can create a stuck-at condition, either high or low, on any pin or combination of pins. A more detailed description of the stuck-at feature can be found in TI Applications note AN-1313 ([SNLA060](#)).

## Application Information

### INPUT INTERFACING

The SCAN90004 accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the SCAN90004 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the SCAN90004 inputs are internally terminated with a 100Ω resistor.




Figure 3. Typical LVDS Driver DC-Coupled Interface to SCAN90004 Input




Figure 4. Typical CML Driver DC-Coupled Interface to SCAN90004 Input




Figure 5. Typical LVPECL Driver DC-Coupled Interface to SCAN90004 Input

## OUTPUT INTERFACING

The SCAN90004 outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. Figure 6 illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.






Figure 6. Typical SCAN90004 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver




Typical Performance Characteristics




Dynamic power supply current was measured while running a clock or PRBS  $2^{23}-1$  pattern with all 4 channels active.  $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$ ,  $V_{ID} = 0.5V$ ,  $V_{CM} = 1.2V$   
**Figure 7.**



Total Jitter measured at 0V differential while running a PRBS  $2^{23}-1$  pattern with a single channel active.  $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$ ,  $V_{ID} = 0.5V$ , 0% Pre-emphasis  
**Figure 8.**




Total Jitter measured while SCAN90004 output is driving a PRBS  $2^7-1$  NRZ pattern with a single active channel across a Belden 1700A cable.  $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$ ,  $V_{ID} = 0.5V$ , 0% Pre-emphasis. Data measured at end of specified cable length.  
**Figure 9.**




Total Jitter measured at SCAN90004 receiver outputs after receiving a PRBS  $2^7-1$  NRZ pattern over the specified cable length.  $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$ ,  $V_{ID} = 0.5V$ , data collected at receiver outputs, receiver located at end of specified Belden 1700A cable length.  
**Figure 10.**

**Typical Performance Characteristics (continued)**  
**Total Jitter (T<sub>J</sub>) vs. Temperature**      **Positive Edge Transition vs. Pre-emphasis Level**



Total Jitter measured at 0V differential while running a PRBS 2<sup>23</sup>-1 pattern with a single channel active.  
 V<sub>CC</sub> = 3.3V, V<sub>ID</sub> = 0.5V, V<sub>CM</sub> = 1.2V, 1.5  
 Gbps data rate, 0% Pre-emphasis

**Figure 11.**



**Figure 12.**

---

**REVISION HISTORY**

<b>Changes from Revision O (April 2013) to Revision P</b>	<b>Page</b>
• Changed layout of National Data Sheet to TI format .....	<a href="#">10</a>

---

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SCAN90004TVS/NOPB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	SCAN 90004TVS	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated