



SN74ACT573-Q1

SCAS964A - NOVEMBER 2023 - REVISED MARCH 2024

# SN74ACT573-Q1 Automotive Octal D-Type Transparent Latches With 3-State Outputs

## **1** Applications

Texas

Parallel data storage

INSTRUMENTS

Digital bus buffer


## 2 Description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bus drivers, and working registers.

Package Information							
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>				
SN74ACT573-Q1	PW (TSSOP, 20)	6.5mm × 6.4mm	6.50mm x 4.40mm				
SN/4AC15/3-Q1	RKS (WQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm				

. .

- For more information, see Section 10. (1)
- (2)The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does (3) not include pins.



To Seven Other Channels Logic Diagram (Positive Logic)






# **Table of Contents**


1 Applications1 2 Description1
3 Pin Configuration and Functions
4 Specifications
4.1 Absolute Maximum Ratings4
4.2 ESD Ratings
4.3 Recommended Operating Conditions4
4.4 Thermal Information4
4.5 Electrical Characteristics5
4.6 Timing Characteristics5
4.7 Switching Characteristics5
4.8 Typical Characteristics6
5 Parameter Measurement Information
6 Detailed Description
6.1 Overview
6.2 Functional Block Diagram8
6.3 Device Functional Modes8


7 Application and Implementation	9
7.1 Application Information	
7.2 Typical Application	
7.3 Design Requirements	
7.4 Detailed Design Procedure	
7.5 Application Curve	
7.6 Power Supply Recommendations	
7.7 Layout	
8 Device and Documentation Support	
8.1 Receiving Notification of Documentation Updates.	
8.2 Support Resources	12
8.3 Trademarks	12
8.4 Electrostatic Discharge Caution	12
8.5 Glossary	12
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 12



## **3 Pin Configuration and Functions**







	PIN		DESCRIPTION
NAME	NO.		DESCRIPTION
ŌĒ	1	I	Output enable, active low
1D	2	I	1D input
2D	3	I	2D input
3D	4	I	3D input
4D	5	I	4D input
5D	6	I	5D input
6D	7	I	6D input
7D	8	I	7D input
8D	9	I	8D input
GND	10	G	Ground
LE	11	I	Latch enable input
8Q	12	0	8Q output
7Q	13	0	7Q output
6Q	14	0	6Q output
5Q	15	0	5Q output
4Q	16	0	4Q output
3Q	17	0	3Q output
2Q	18	0	2Q output
1Q	19	0	1Q output
V <sub>CC</sub>	20	Р	Positive supply
Thermal	Pad <sup>(2)</sup>	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

#### Table 3-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) For RKS package only.



### 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5 V	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5 V	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V		±20	mA
I <sub>OK</sub>	Output clamp current	$V_{O}$ < -0.5 V or $V_{O}$ > $V_{CC}$ + 0.5 V		±50	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±50	mA
	Continuous output current through $V_{CC}$ or GND			±200	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 4.2 ESD Ratings

				VALUE	UNIT
Electrostatio	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level $2^{(1)}$	±2000		
		discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Spec	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	High-level input voltage			V
V <sub>IL</sub>	Low-Level input voltage		0.8	V	
VI	Input Voltage		0	V <sub>CC</sub>	V
Vo	Output Voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	High-level output current			mA
I <sub>OL</sub>	Low-level output current			24	mA
Δt/Δv	Input transition rise or fall rate			20	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

#### 4.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		PW (TSSOP)	RKS (VQFN)	UNIT
		20 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	126.2	67.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	68.7	72.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.3	40.4	°C/W



### 4.4 Thermal Information (continued)

	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RKS (VQFN)	UNIT
		20 PINS	20 PINS	UNIT
$\Psi_{JT}$	Junction-to-top characterization parameter	22.3	10.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	76.9	40.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	24.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **4.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted); typical values measured at  $T_A$  = 25 °C

DADAMETER			-40°C	to 125°C		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	1 - 50	4.5 V	4.4	4.49		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4	5.49		
V	I <sub>OH</sub> = -24 mA	4.5 V	3.9	4.2		V
V <sub>OH</sub>	I <sub>OH</sub> = -24 mA	5.5 V	5	5.2		v
	I <sub>OH</sub> = -50 mA	5.5 V	4.5	4.9		
	I <sub>OH</sub> = -75 mA	5.5 V	4	MIN         TYP         MAX         UNIT $4.4$ $4.49$ $4.4$ $4.49$ $4.4$ $4.49$ $4.4$ $4.49$ $4.2$ $5.4$ $5.4$ $5.4$ $5.4$ $5.2$ $4.5$ $5.2$ $4.5$ $4.9$ $4.6$ $0.01$ $0.1$ $0.01$ $0.1$ $0.01$ $0.1$ $0.2$ $0.3$ $0.6$ $0.5$ $0.9$ $14$ $4.6$ $14$ $14$ $14$ $14$ $11$		
	1 - 50	4.5 V		0.01	0.1	
	I <sub>OH</sub> = 50 μA	5.5 V		0.01	0.1	
	I <sub>OH</sub> = 24 mA	4.5 V		0.2	0.4	V
V <sub>OL</sub>	I <sub>OH</sub> = 24 mA	5.5 V		0.2	0.3	v
	I <sub>OH</sub> = 50 mA	5.5 V		0.3	0.6	
	I <sub>OH</sub> = 75 mA	5.5 V		0.5	0.9	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±1	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±5	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			80	μA
ΔI <sub>CC</sub>	VI = VCC – 2.1 V; Any Input	4.5 V to 5.5 V		0.6	1.5	mA
CI	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		8		pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		14		pF
C <sub>PD</sub>	F = 1MHz	5 V		59		pF

#### 4.6 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAME TER	DESCRIPTION	CONDITION			T <sub>A</sub> = 25°C		-40°C to 125°C	
	DESCRIPTION	CONDITION	V <sub>cc</sub>	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration	LE high	5 V	3.5		4		ns
t <sub>SU</sub>	Setup time	Data before LE↓	5 V	3		3.5		ns
t <sub>H</sub>	Hold time	Data after LE↓	5 V	0		0		ns

### 4.7 Switching Characteristics

 $C_L$  = 50 pF; over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information* 

PARAME	FROM (INPUT)	TO (OUTPUT)	LOAD	Vac	-40°0	C to 125°	C	UNIT
TER		10 (001701)	CAPACITANCE	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	D	Q	C <sub>L</sub> = 50pF	5 V		5.2	9.4	ns


Copyright © 2024 Texas Instruments Incorporated




 $C_L$  = 50 pF; over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information* 

PARAME TER			LOAD	V	-40°C	to 125°	C		
	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
t <sub>PHL</sub>	D	Q	C <sub>L</sub> = 50pF	5 V		6.2	10.6	ns	
t <sub>PLH</sub>	LE	Q	C <sub>L</sub> = 50pF	5 V		6.2	9.8	ns	
t <sub>PHL</sub>	LE	Q	C <sub>L</sub> = 50pF	5 V		6.3	9.9	ns	
t <sub>PZH</sub>	OE	Q	C <sub>L</sub> = 50pF	5 V		6.1	9.5	ns	
t <sub>PZL</sub>	OE	Q	C <sub>L</sub> = 50pF	5 V		6.3	10	ns	
t <sub>PHZ</sub>	OE	Q	C <sub>L</sub> = 50pF	5 V		5.5	8.2	ns	
t <sub>PLZ</sub>	OE	Q	C <sub>L</sub> = 50pF	5 V		4	6.1	ns	


## 4.8 Typical Characteristics







### 5 Parameter Measurement Information



A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 5-1. Load Circuit and Voltage Waveforms



## 6 Detailed Description

### 6.1 Overview


The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To put the device in the high-impedance state during power up or power down, tie  $\overline{OE}$  to V<sub>CC</sub> through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

#### 6.2 Functional Block Diagram



To Seven Other Channels

Figure 6-1. Logic Diagram (Positive Logic)

#### 6.3 Device Functional Modes

	Function Table (Each Latch)										
	INPUTS OUTPUT										
ŌĒ	LE	D	Q								
L	Н	Н	Н								
L	Н	L	L								
L	L	Х	Q <sub>0</sub>								
Н	Х	Х	Z								



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The SN74ACT573-Q1 can be used to drive signals over relatively long traces or transmission lines. A series damping resistor placed in series with the transmitter's output can be used to reduce ringing caused by impedance mismatches between the driver, transmission line, and receiver. The figure in the *Application Curve* section shows the received signal with three separate resistor values. Just a small amount of resistance can make a significant impact on signal integrity in this type of application.

#### 7.2 Typical Application




Figure 7-1. Typical Application Block Diagram

#### 7.3 Design Requirements

#### 7.3.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74ACT573-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74ACT573-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74ACT573-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74ACT573-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

Copyright © 2024 Texas Instruments Incorporated



### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 7.3.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74ACT573-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10k $\Omega$  resistor value is often used due to these factors.

The SN74ACT573-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 7.3.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.


Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 7.4 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74ACT573-Q1 to one or more of the receiving devices.
- Ensure the resistive load at the output is larger than (V<sub>CC</sub> / I<sub>O(max)</sub>)Ω. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.



## 7.5 Application Curve



#### Figure 7-2. Simulated Signal Integrity at the Receiver with Different Damping Resistor (R<sub>d</sub>) Values

#### 7.6 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 7.7 Layout

#### 7.7.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 7.7.2 Layout Example




Figure 7-3. Example Layout for the SN74ACT573-Q1 in the RKS Package



## 8 Device and Documentation Support

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

Changes from Revision * (November 2023) to Revision A (March 2024)							
•	Added PW package to Device Information table, Pin Configuration and Functions section and Thermal						

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ACT573QPWRQ1	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT573Q	Samples
SN74ACT573QWRKSRQ1	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT573Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

#### OTHER QUALIFIED VERSIONS OF SN74ACT573-Q1 :

• Catalog : SN74ACT573

• Military : SN54ACT573

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT573QPWRQ1	TSSOP	PW	20	3000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74ACT573QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT573QPWRQ1	TSSOP	PW	20	3000	353.0	353.0	32.0
SN74ACT573QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0

# **RKS 20**

2.5 x 4.5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RKS0020B**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RKS0020B**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




# **RKS0020B**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PW0020A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated