

# SN74AHC1G126 Single Bus Buffer Gate With 3-State Output

#### 1 Features

- Operating range of 2V to 5.5V
- Max t<sub>nd</sub> of 6ns at 5V
- Low power consumption,  $10\mu A$  max  $I_{CC}$
- ±8mA output drive at 5V
- Latch-up performance exceeds 250mA per JESD 17

## 2 Applications

- **Projectors**
- TVs
- Servers
- **Motor Controls**
- **Patient Monitoring**
- Electronic Points of Sale


### 3 Description

The SN74AHC1G126 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is low. When OE is high, true data is passed from the A input to the Y output.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	DBV (SOT-23, 5)	2.9mm x 2.8mm	2.9mm x 1.6mm
SN74AHC1G126	DCK (SC-70, 5)	2mm x 2.1mm	2mm × 1.25mm
	DRL (SOT-553, 5)	1.6mm x 1.6mm	1.6mm × 1.2mm

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






# **Table of Contents**

1 Features1	7.3 Feature De
2 Applications1	7.4 Device Fu
3 Description1	8 Application a
4 Pin Configuration and Functions3	8.1 Application
5 Specifications4	8.2 Typical Ap
5.1 Absolute Maximum Ratings4	8.3 Power Sup
5.2 ESD Ratings4	8.4 Layout
5.3 Recommended Operating Conditions4	9 Device and De
5.4 Thermal Information5	9.1 Document
5.5 Electrical Characteristics5	9.2 Receiving
5.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	9.3 Support R
5.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	9.4 Trademark
5.8 Operating Characteristics6	9.5 Electrostat
5.9 Typical Characteristics7	9.6 Glossary
6 Parameter Measurement Information8	10 Revision His
7 Detailed Description9	11 Mechanical,
7.1 Overview9	Information
7.2 Functional Block Diagram 9	

	7.3 Feature Description	9
	7.4 Device Functional Modes	9
8	Application and Implementation	10
	8.1 Application Information	. 10
	8.2 Typical Application	10
	8.3 Power Supply Recommendations	11
	8.4 Layout	11
9	Device and Documentation Support	12
	9.1 Documentation Support (Analog)	12
	9.2 Receiving Notification of Documentation Updates	12
	9.3 Support Resources	12
	9.4 Trademarks	12
	9.5 Electrostatic Discharge Caution	12
	9.6 Glossary	12
1(	0 Revision History	13
1	1 Mechanical, Packaging, and Orderable	
	Information	13



# **4 Pin Configuration and Functions**



See mechanical drawings for dimensions.

Table 4-1. Pin Functions

	PIN	<b></b> (1)	
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	OE	I	Output Enable
2	A	I	Input A
3	GND	_	Ground Pin
4	Y	0	Output Y
5	V <sub>CC</sub>	_	Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



## **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range	-0.5	7	V	
V <sub>O</sub> (2)	Output voltage range	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	(V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±25	mA
	Continuous channel current through V <sub>CC</sub> or GND	·		±50	mA
T <sub>stg</sub>	Storage temperature range	-65	150	°C	
T <sub>J</sub>	Junction Temperature			150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 2 V		0.5		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50	μA	
$I_{OH}$	High-level output current	V <sub>CC</sub> = 3.3 V ± 0.3 V		-4	mA	
	Low-level input voltage  Input voltage  Output voltage	V <sub>CC</sub> = 5 V ± 0.5 V		-8	IIIA	
		V <sub>CC</sub> = 2 V		50	μA	
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 3.3 V ± 0.3 V		4	mA	
		V <sub>CC</sub> = 5 V ± 0.5 V		8		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		100	ns/V	
ΔΨΔV	input transition rise of fall fate	V <sub>CC</sub> = 5 V ± 0.5 V		20	115/ V	

Product Folder Links: SN74AHC1G126

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
T,	Operating free-air temperature	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to establish proper device operation. Refer to the TI Implications of Slow or Floating CMOS Inputs application note.

#### **5.4 Thermal Information**

			SN74AHC1G126					
	THERMAL METRIC <sup>(1)</sup>	DBV(SOT-23)	DBV(SOT-23) DCK(SC-70) DRL(SOT-553)					
			5 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278	289.2	328.7				
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	180.5	205.8	105.1				
R <sub>0JB</sub>	Junction-to-board thermal resistance	184.4	176.2	150.3	°C/W			
ΨЈТ	Junction-to-top characterization parameter	115.4	117.6	6.9	C/VV			
ΨЈВ	Junction-to-board characterization parameter	183.4	175.1	148.4				
R <sub>0JC(bot)</sub>	Junction-to-case (bot) thermal resistance	N/A	N/A	N/A				

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	V <sub>cc</sub>	T	= 25°C		-40°C to 85°C		-40°C to 125°C		UNIT
	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	1.9	2		1.9		1.9		
		I <sub>OH</sub> = –50 μA	3 V	2.9	3		2.9		2.9		
V <sub>OH</sub>	High level output voltage		4.5 V	4.4	4.5		4.4		4.4		V
		I <sub>OH</sub> = −4 mA	3 V	2.58			2.48		2.48		
		I <sub>OH</sub> = −8 mA	4.5 V	3.94			3.8		3.8		
			2 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V <sub>OL</sub>	Low level output voltage		4.5 V			0.1		0.1		0.1	V
		I <sub>OL</sub> = 4 mA	3 V			0.36		0.44		0.44	
		I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	
I	Input leakage current	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μА
I <sub>OZ</sub>	Off-State (High- Impedance State) Output Current (of a 3-State Output)	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.25		±2.5		±2.5	μА
I <sub>CC</sub>	Supply current	$V_1 = V_{CC}$ or $I_0 = 0$	5.5 V			1		10		10	μΑ
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10		10		10	pF
C <sub>o</sub>	Output capacitance	$V_O = V_{CC}$ or GND	5 V		10						pF

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



# 5.6 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	Т	A = 25°C		-40°C to	85°C	-40°C to	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	А	Y	C <sub>L</sub> = 15 pF		5.6	8	1	9.5	1	10	ns
t <sub>PHL</sub>	^	I	OL = 13 pr		5.6	8	1	9.5	1	10	115
t <sub>PZH</sub>	OE	Y	C <sub>I</sub> = 15 pF		5.4	8	1	9.5	1	10	ns
t <sub>PZL</sub>	OE .	I	OL = 13 pr		5.4	8	1	9.5	1	10	115
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF		7	9.7	1	11.5	1	12.5	ns
t <sub>PLZ</sub>	OL	<b>'</b>	OL = 15 pi		7	9.7	1	11.5	1	12.5	113
t <sub>PLH</sub>	А	Υ	C <sub>1</sub> = 50 pF		8.1	11.5	1	13	1	14	ns
t <sub>PHL</sub>	^		OL = 30 pi		8.1	11.5	1	13	1	14	113
t <sub>PZH</sub>	OE	Y	C <sub>I</sub> = 50 pF		7.9	11.5	1	13	1	14	ns
t <sub>PZL</sub>		I	OL = 30 pi		7.9	11.5	1	13	1	14	115
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF		9.5	13.2	1	15	1	16	ns
t <sub>PLZ</sub>	OL	I	OL - 30 pi		9.5	13.2	1	15	1	16	113

# 5.7 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	1	T <sub>A</sub> = 25°C		-40°C to	85°C	-40°C to	125°C	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	А	Y	C <sub>L</sub> = 15 pF		3.8	5.5	1	6.5	1	7	ns
t <sub>PHL</sub>	A	<b>I</b>	OL = 15 bi		3.8	5.5	1	6.5	1	7	113
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF		3.6	5.1	1	6	1	6.5	ns
t <sub>PZL</sub>	JUE	I	OL = 13 pr		3.6	5.1	1	6	1	6.5	115
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF		4.6	6.8	1	8	1	8.5	ns
t <sub>PLZ</sub>	OL	I	OL = 13 pr		4.6	6.8	1	8	1	8.5	115
t <sub>PLH</sub>	А	Y	C <sub>L</sub> = 50 pF		5.3	7.5	1	8.5	1	9.5	ns
t <sub>PHL</sub>	A	Ţ	CL = 50 pr		5.3	7.5	1	8.5	1	9.5	115
t <sub>PZH</sub>	OE	Y	C <sub>I</sub> = 50 pF		5.1	7.1	1	8	1	9	ns
t <sub>PZL</sub>		I	OL = 30 pi		5.1	7.1	1	8	1	9	115
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF		6.1	8.8	1	10	1	11	ns
t <sub>PLZ</sub>	OL	I	OL - 30 pi	-	6.1	8.8	1	10	1	11	115

# **5.8 Operating Characteristics**


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 


	PARAMETER	TEST CON	IDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

Product Folder Links: SN74AHC1G126




# **5.9 Typical Characteristics**







#### **6 Parameter Measurement Information**



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 3 \ ns$ ,  $t_f \leq 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

## 7 Detailed Description

#### 7.1 Overview

The SN74AHC1G126 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is low. When OE is high, true data passes from the A input to the Y output.

To verify the high-impedance state during power up or power down, tie the OE to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

### 7.3 Feature Description

- · Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

INPUTS	(1)	OUTPUT <sup>(2)</sup>				
OE	Α	Y				
Н	Н	Н				
Н	L	L				
L	Χ	Z				

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The SN74AHC1G126 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5.5-V tolerant at any valid  $V_{CC}$ , making it Ideal for translating down to  $V_{CC}$ .

#### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Section 5.3 table.
  - For specified High and low levels, see  $V_{IH}$  and  $V_{IL}$  in the Section 5.3 table.
- 2. Recommend Output Conditions
  - · Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

Product Folder Links: SN74AHC1G126

## 8.2.3 Application Curves



#### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 8.4.2 Layout Example




Figure 8-3. Layout Diagram



## 9 Device and Documentation Support

### 9.1 Documentation Support (Analog)

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# **10 Revision History**

Changes from Revision M (February 2024) to Revision N (October 2025)	Page
Updated Simplified Schematic image	1
Updated Functional Block Diagram	
Changes from Revision L (October 2023) to Revision M (February 2024)	Page
<ul> <li>Updated thermal values for DBV package from RθJA = 231.3 to 278, RθJC</li> </ul>	$(top) = 119.9 \text{ to } 180.5, R\theta JB =$
60.6 to 184.4, $\Psi$ JT = 17.8 to 115.4, $\Psi$ JB = 60.1 to 183.4, $R\theta$ JC(bot) = N/A,	all values in °C/W5
Changes from Revision K (December 2014) to Revision L (October 2023)	Page
<ul> <li>Updated the numbering format for tables, figures, and cross-references thro</li> </ul>	oughout the document1
• Updated thermal values for DCK package from RθJA = 287.6 to 289.2, RθJ	$C(top) = 97.7 \text{ to } 205.8, R\theta JB = 65$
to 176.2, ΨJT = 2 to 117.6, ΨJB = 64.2 to 175.1, RθJC(bot) = N/A, all value	s in °C/W5

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

17-Dec-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74AHC1G126DBVRG4.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A26G
74AHC1G126DBVTG4	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A26G
74AHC1G126DBVTG4.A	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A26G
74AHC1G126DCKRE4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AN3
74AHC1G126DCKRG4.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AN3
74AHC1G126DCKTE4	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AN3
74AHC1G126DCKTG4	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AN3
74AHC1G126DCKTG4.A	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AN3
SN74AHC1G126DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(39LH, 3BZF, A263, A26G, A26J, A 26S)
SN74AHC1G126DBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(39LH, 3BZF, A263, A26G, A26J, A 26S)
SN74AHC1G126DBVT	Obsolete	Production	SOT-23 (DBV)   5	-	-	Call TI	Call TI	-40 to 125	(A263, A26G, A26J, A26S)
SN74AHC1G126DCKR	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(1RE, AN3, ANG, AN J, ANS)
SN74AHC1G126DCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(1RE, AN3, ANG, AN J, ANS)
SN74AHC1G126DCKT	Obsolete	Production	SC70 (DCK)   5	-	-	Call TI	Call TI	-40 to 125	(AN3, ANG, ANJ, AN S)
SN74AHC1G126DRLR	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANS
SN74AHC1G126DRLR.A	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANS

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

## PACKAGE OPTION ADDENDUM

www.ti.com 17-Dec-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHC1G126:

Automotive: SN74AHC1G126-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Sep-2025

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHC1G126DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
74AHC1G126DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G126DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHC1G126DCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
SN74AHC1G126DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3




www.ti.com 23-Sep-2025



#### \*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AHC1G126DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
74AHC1G126DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G126DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
SN74AHC1G126DCKR	SC70	DCK	5	3000	210.0	185.0	35.0
SN74AHC1G126DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025