







SN74AHCT02-Q1 SCLS921 - MAY 2023


## SN74AHCT02-Q1 Automotive Quadruple 2-Input Positive-NOR Gates

## 1 Features

- · AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C
  - Device HBM ESD classification level 2
  - \_ Device CDM ESD classification level C4B
- Available in wettable flank QFN (WBQA) package
- Operating range of 4.5 V to 5.5 V
- Low power consumption, 10-µA maximum I<sub>CC</sub> ٠
- ±8-mA output drive at 5 V •
- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250 mA per JESD 17

## 2 Applications

- Enable or disable a digital signal •
- Controlling an indicator LED
- Translation between communication modules and system controllers




## **3 Description**

These devices contain four independent 2-input NOR gates that perform the Boolean function  $Y = \overline{A} \cdot \overline{B}$  or Y  $= \overline{A + B}$  in positive logic.

Package	Information
I acrage	mormation

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(1)</sup>	BODY SIZE (NOM) <sup>(1)</sup>						
SN74AHCT02		5 mm × 6.4 mm	5 mm × 4.4 mm						
	BQA (WQFN, 14)	3 mm × 2.5 mm	3 mm × 2.5 mm						

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Logic Diagram (Positive Logic)





## **Table of Contents**

1 Features1	
2 Applications1	
3 Description1	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions4	
6.4 Thermal Information5	
6.5 Electrical Characteristics5	
6.6 Switching Characteristics5	
6.7 Noise Characteristics6	
6.8 Operating Characteristics6	i
6.9 Typical Characteristics	i
7 Parameter Measurement Information	
8 Detailed Description8	

8.1 Overview	8
8.2 Functional Block Diagram	8
8.3 Feature Description.	<mark>8</mark>
8.4 Device Functional Modes	
9 Application and Implementation	10
9.1 Application Information	10
9.2 Typical Application	
9.3 Power Supply Recommendations	12
9.4 Layout	12
10 Device and Documentation Support	13
10.1 Receiving Notification of Documentation Updates	13
10.2 Support Resources	13
10.3 Trademarks	
10.4 Electrostatic Discharge Caution	13
10.5 Glossary	13
11 Mechanical, Packaging, and Orderable	
Information	. 13


## **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2023	*	Initial Release



## **5** Pin Configuration and Functions





## Figure 5-1. SN74AHCT02-Q1 PW Package, 14-Pin (Top View)




	Table 5-1. Pin Functions							
	PIN	TYPE <sup>(1)</sup>	DESCRIPTION					
NAME	No.		DESCRIPTION					
1A	2	I	1A Input					
1B	3	I	1B Input					
1Y	1	0	1Y Output					
2A	5	I	2A Input					
2B	6	I	2B Input					
2Y	4	0	2Y Output					
3A	8	I	3A Input					
3B	9	I	3B Input					
3Y	10	0	3Y Output					
4A	11	I	4A Input					
4B	12	I	4B Input					
4Y	13	0	4Y Output					
GND	7	G	Ground Pin					
V <sub>CC</sub>	14	Р	Power Pin					
Thermal Pad	(2)	-	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.					

(1) I = input, O = output, I/O = input or output, G = ground, P = power.

(2) BQA package only



## 6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>cc</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range			7	V
V <sub>O</sub> <sup>(2)</sup>	Output voltage range	utput voltage range		V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>1</sub> < 0)		-20	mA
lo	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I <sub>O</sub>	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level $2^{\left(1\right)}$	±2000	V	
V (ESD)	0	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	v	

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, Implications
of Slow or Floating CMOS Inputs.



## 6.4 Thermal Information

		SN74AF		
THERMAL METRIC <sup>(1)</sup>		BQA (WQFN)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	88.3	151.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	90.9	80.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.8	94.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	9.9	28.0	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	56.7	93.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	33.4	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C	UNIT	
FARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	UNIT
V <sub>он</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		V
⊻он	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		v
Max	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44	v
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			2		20	μA
	One input at 3.4 V,							
$\Delta I_{CC}$ <sup>(1)</sup>	Other inputs at GND or VCC	5.5 V			1.35		1.5	mA
C <sub>i</sub>	VI = VCC or GND	5 V		4	10		10	pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

### 6.6 Switching Characteristics

over operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted). See Parameter Measurement Information

PARAMETER	FROM	то	LOAD	۲ <sub>4</sub>	⊆ 25°C		T <sub>A</sub> = -40°C t	o 125°C	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	v	C <sub>1</sub> = 15 pF		2.4	5.5	1	6.5	ns
t <sub>PHL</sub>	AOID	I	0L - 13 pr		3.5	5.5	1	6.5	115
t <sub>PLH</sub>	A or P	V	C <sub>1</sub> = 50 pF		3.4	7.5	1	8.5	50
t <sub>PHL</sub>	A or B	T	CL – 50 pr		4.5	7.5	1	8.5	ns



### 6.7 Noise Characteristics

 $V_{CC}$  = 5 V,  $C_L$  = 50 pF,  $T_A$  = 25°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	SN74/	UNIT			
	FARAMETER	MIN	TYP	MAX	UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V	
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>	-0.8			V	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V	
V <sub>IH(D</sub> )	High-level dynamic input voltage	2			V	
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V	

(1) Characteristics are for surface-mount packages only.

## 6.8 Operating Characteristics

V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETE	R	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance1 2	No load, f = 1 MHz	17	pF

1. C<sub>PD</sub> is used to determine the dynamic power consumption, per channel.

2.  $P_D = V_{CC}^2 \times F_I \times (C_{PD} + C_L)$  where  $F_I =$  input frequency,  $C_L =$  output load capacitance,  $V_{CC} =$  supply voltage.


## **6.9 Typical Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise noted)





#### **7 Parameter Measurement Information**



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms




## 8 Detailed Description

### 8.1 Overview

This device contains four independent 2-input NOR Gates. Each gate performs the Boolean function  $Y = \overline{A + B}$  in positive logic.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k $\Omega$  resistor is recommended and will typically meet all requirements.

#### 8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.


#### 8.3.3 Clamp Diode Structure

As Figure 8-1 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.








#### 8.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.



# Figure 8-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 8-2, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

#### 8.4 Device Functional Modes

#### Table 8-1. Function Table

INF	OUTPUT				
Α	В	Y			
Н	Х	L			
Х	Н	L			
L	L	Н			

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

In this application, two 2-input NOR gates are used to create an SR latch as shown in Typical application block diagram. The two additional gates can be used for a second SR latch, or the inputs can be grounded and both channels left unused.

The SN74AHCT02-Q1 is used to drive the tamper indicator LED and provide one bit of data to the system controller. When the tamper switch outputs HIGH, the output Q becomes HIGH. This output remains HIGH until the system controller addresses the event and sends a HIGH signal to the R input which returns the Q output back to LOW.

The user can add a small RC to the feedback path of the NOR gates to default the output to a certain state, which can create slow transition rates. This fact makes the SN74AHCT02-Q1 ideal for the application because it has Schmitt-trigger inputs that do not have input transition rate requirements.

#### 9.2 Typical Application




Figure 9-1. Typical application block diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the maximum static supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHCT02-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74AHCT02-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.



The SN74AHCT02-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHCT02-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.


Refer to the *Feature Description* section for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74AHCT02-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.



## 9.2.3 Application Curves



## 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 9.4.2 Layout Example




Figure 9-3. Example layout for the SN74AHCT02-Q1



## 10 Device and Documentation Support

#### **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT02QPWRQ1	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT02Q	Samples
SN74AHCT02QWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT02Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

#### OTHER QUALIFIED VERSIONS OF SN74AHCT02-Q1 :

• Catalog : SN74AHCT02

• Military : SN54AHCT02

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **BQA 14**

2.5 x 3, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






## **BQA0014B**



## **PACKAGE OUTLINE**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **BQA0014B**

## **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **BQA0014B**

## **EXAMPLE STENCIL DESIGN**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated