





SN74AHCT165-Q1 SCLS988 – NOVEMBER 2023

SN74AHCT165-Q1 Automotive 8-Bit Parallel-Load Shift Register with TTL-Compatible Inputs

1 Features

Texas

INSTRUMENTS

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Available in wettable flank QFN (WBQA) package
- Operating range 4.5-V to 5.5-V V_{CC}
- · TTL-Compatible inputs
- Low delay, 7 ns (25 °C, 5 V)
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- Network Switches
- Power Infrastructures
- LED Displays
- Servers


3 Description

The SN74AHCT165-Q1 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs except QH' are in the high-impedance state.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM) ⁽³⁾
SN74AHCT165-Q1	BQB (WQFN, 16)	3.6 mm × 2.6 mm	3.6 mm × 2.6 mm
	PW (TSSOP, 16)	5 mm × 6.4 mm	5 mm × 4.4 mm

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	3
5 Specifications	
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	5
5.5 Thermal Information	
5.6 Electrical Characteristics	5
5.7 Noise Characteristics	6
5.8 Timing Characteristics	<mark>6</mark>
5.9 Switching Characteristics	6
5.10 Typical Characteristics	
6 Parameter Measurement Information	
7 Detailed Description	
7.1 Overview	10

7.2 Functional Block Diagram	10
7.3 Feature Description	
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	16
8.4 Layout	16
9 Device and Documentation Support	17
9.1 Documentation Support	17
9.2 Receiving Notification of Documentation Updates.	17
9.3 Support Resources	17
9.4 Trademarks	17
9.5 Electrostatic Discharge Caution	17
9.6 Glossary	17
10 Revision History	17
11 Mechanical, Packaging, and Orderable	
Information	17



4 Pin Configuration and Functions




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)




Table 4-1. Pin Functions

PIN			DESCRIPTION		
NAME			DESCRIPTION		
SH/LD	1	I	Shift or load mode select		
CLK	2	I	Shift register clock		
E	3	I	E register data		
F	4	I	F register data		
G	5	I	G register data		
Н	6	I	H register data		
Q _H	7	0	Inverted shift register output		
GND	8	G	Ground		
Q _H	9	0	Shift register output		
SER	10	I	Shift register clear, active low		
А	11	1	A register data		
В	12	1	B register data		
С	13	I	C register data		
D	14	I	D register data		
CLK INH	15	1	Clock inhibit		
V _{CC}	16	Р	Positive supply		
Thermal pa	d ⁽²⁾	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.		

(1) I = input, O = output, P = power, G = ground

(2) For BQB package only



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range		7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any outp	ut in the high-impedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5 V		-20	mA
I _{OK}	Output clamp current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous output current through V _{CC} or GND			±75	mA
TJ	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT	
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level $2^{(1)}$	±2000		
V _(ESD)	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V	

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Spec	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 5 V	2		V
V _{IL}	Low-Level input voltage	V _{CC} = 5 V		0.8	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage		0	V _{CC}	V
I _{OH}	High-level output current	$V_{CC} = 5 V \pm 0.5 V$		-8	mA
I _{OL}	Low-level output current	V _{CC} = 5 V ± 0.5 V		8	mA
Δt/Δv	Input transition rise or fall rate	V _{CC} = 5 V ± 0.5 V		20	ns/V
T _A	Operating free-air temperature		-40	125	°C



5.4 Thermal Information

		BQB (WQFN)	PW (TSSOP)	
		16 PINS	16 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	105.6	135.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	96.6	70.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	75.4	81.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.1	22.5	°C/W
Y _{JB}	Junction-to-board characterization parameter	75.4	80.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	56.1	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Thermal Information

	THERMAL METRIC ⁽¹⁾	BQB (WQFN)	PW (TSSOP)	
		16 PINS	16 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	105.6	135.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	96.6	70.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.4	81.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19.1	22.5	°C/W
Y _{JB}	Junction-to-board characterization parameter	75.4	80.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	56.1	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMET	TEST CONDITIONS	V	T _A = 25°C			-40°C to 125°C			UNIT
ER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = –50 μA	4.5 V		4.5		4.4			v
∙он	I _{OH} = -8 mA	4.5 V	3.94			3.8			
V	I _{OL} = 50 μA	4.5 V		0			0.1		v
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36			0.44	
I _I	$V_{\rm I}$ = 5.5 V or GND and $V_{\rm CC}$ = 0 V to 5.5 V	0 V to 5.5 V			±0.1			±1	μA
I _{OZ}	V_{O} = V_{CC} or GND and V_{CC} = 5.5 V	5.5 V			±0.25			±2.5	μA
I _{CC}	$V_{\rm I}$ = $V_{\rm CC}$ or GND, $I_{\rm O}$ = 0, and $V_{\rm CC}$ = 5.5 V	5.5 V			4			40	μA
ΔI _{CC}	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35			1.5	mA
CI	V _I = V _{CC} or GND	5 V		4					pF
Co	V _O = V _{CC} or GND	5 V		5					pF
C _{PD}	No load, F = 1MHz	5 V		45					pF



5.7 Noise Characteristics

VCC = 5 V, CL = 50 pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	ТҮР	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.9	-0.2		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4	4.7		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

5.8 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V _{cc}	T _A = 25°C	-40°C to 125°C	
				MIN MAX	MIN MAX	
t _W	Pulse duration	SH/LD low	5 V ± 0.5 V	4	4	ns
t _W	Pulse duration	CLK high or low	5 V ± 0.5 V	5	6	ns
t _{SU}	Setup time	SH/LD high before CLK↑	5 V ± 0.5 V	4	4	ns
t _{SU}	Setup time	SER before CLK↑	5 V ± 0.5 V	4	4	ns
t _{SU}	Setup time	CLK INH low before CLK↑	5 V ± 0.5 V	3.5	3.5	ns
t _{SU}	Setup time	CLK INH high before CLK↑	5 V ± 0.5 V	3.5	3.5	ns
t _{SU}	Setup time	Data before SH/LD↓	5 V ± 0.5 V	5	5	ns
t _H	Hold time	SER data after CLK↑	5 V ± 0.5 V	0.5	0.5	ns
t _H	Hold time	Data after SH/LD↓	5 V ± 0.5 V	1	1	ns

5.9 Switching Characteristics


over operating free-air temperature range(unless otherwise noted). See Parameter Measurement Information

			LOAD		T _A = 25°C			-40°C to 125°C			UNI
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	V _{cc}	MIN	ТҮР	MA X	MIN	түр М	IA X	T
F _{max}	-	-	C _L = 15 pF	5 V ± 0.5 V	224			194			MHz
t _{PLH}	CLK	Q_H or \overline{Q}_H	C _L = 15 pF	5 V ± 0.5 V	4.9		7.7	4.5	8	3.8	ns
t _{PHL}	CLK	Q_H or \overline{Q}_H	C _L = 15 pF	5 V ± 0.5 V	3.5		6.4	3.2	-	7.9	ns
t _{PLH}	Н	$Q_H \text{ or } \overline{Q}_H$	C _L = 15 pF	5 V ± 0.5 V	5.9		9.5	5.4	1	1.3	ns
t _{PHL}	Н	$Q_H \text{ or } \overline{Q}_H$	C _L = 15 pF	5 V ± 0.5 V	4.5		8.2	4	1().3	ns
t _{PLH}	SH/LD	$Q_H \text{ or } \overline{Q}_H$	C _L = 15 pF	5 V ± 0.5 V	5.8		9.9	5.3	1	1.8	ns
t _{PHL}	SH/LD	$Q_H \text{ or } \overline{Q}_H$	C _L = 15 pF	5 V ± 0.5 V	4.5		8.5	4	1().7	ns
F _{max}	-	-	C _L = 50 pF	5 V ± 0.5 V	132			122			MHz
t _{PLH}	CLK	$Q_H \text{ or } \overline{Q}_H$	C _L = 50 pF	5 V ± 0.5 V	5.8		9.3	5.4	1().6	ns
t _{PHL}	CLK	$Q_H \text{ or } \overline{Q}_H$	C _L = 50 pF	5 V ± 0.5 V	5		9.1	4.6	1().6	ns
t _{PLH}	Н	$Q_H \text{ or } \overline{Q}_H$	C _L = 50 pF	5 V ± 0.5 V	6.8		11.1	6.2	1:	3.1	ns
t _{PHL}	Н	$Q_H \text{ or } \overline{Q}_H$	C _L = 50 pF	5 V ± 0.5 V	6		10.8	5.4		13	ns
t _{PLH}	SH/LD	$Q_H \text{ or } \overline{Q}_H$	C _L = 50 pF	5 V ± 0.5 V	6.7		11.4	6.2	1:	3.5	ns
t _{PHL}	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF	5 V ± 0.5 V	6		11.1	5.4	1:	3.4	ns



5.10 Typical Characteristics

T_A = 25°C (unless otherwise noted)








5.10 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise noted)





Clock

Input

Data

Input

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 2 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured individually with one input transition per measurement.

ЗV

0 V

ЗV

0 V




Figure 6-1. Load Circuit for Push-Pull Outputs

31

1.3V




Figure 6-2. Voltage Waveforms, Pulse Duration






Figure 6-3. Voltage Waveforms, Setup and Hold Times


1.3V






Noise values measured with all other outputs simultaneously switching.

Figure 6-6. Voltage Waveforms, Noise








7 Detailed Description

7.1 Overview

The SN74AHCT165-Q1 device is an 8-bit parallel-load shift register. The shift or load input (SH/LD) is used to asynchronously load the values at the register data inputs (A-H) into the internal memory registers. The device has a serial data input (SER) to allow for daisy-chain connection of multiple shift register devices.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

7.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

7.3.3 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).



TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k Ω resistor is recommended and will typically meet all requirements.

7.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




Figure 7-1. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 7-1, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

7.3.5 Clamp Diode Structure

As Figure 7-2 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

Copyright © 2023 Texas Instruments Incorporated



7.4 Device Functional Modes

Table 7-1. Operating Mode Table

	INPUTS ⁽¹⁾							
SH/LD	CLK	CLK INH	FUNCTION					
L	Х	X	Parallel load					
Н	Н	X	No change					
Н	Х	Н	No change					
Н	L	↑ (Shift ⁽²⁾					
Н	↑ (L	Shift ⁽²⁾					

 H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition

(2) Shift : Content of each internal register shifts towards serial output Q_H. Data at SER is shifted into the first register.

Table 7-2. Output Function Table

INTERNAL RE	GISTERS ⁽¹⁾ (2)	OUTPUTS ⁽²⁾				
A — G	н	Q	Q			
Х	L	L	Н			
X	Н	Н	L			

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AHCT165-Q1 is a parallel-input shift register, which can be used to reduce the number of required inputs on a system controller very significantly in some applications. Parallel data is loaded into the shift register, then the stored data can be loaded into a serial input of the system controller by clocking the shift register.

Multiple shift registers can be cascaded to provide more data inputs while still only using a single serial input to the system controller. This process is primarily limited by the required data input rate and timing characteristics of the selected shift register, as defined in the *Timing Characteristics* and *Switching Characteristics* tables.

An example block diagram is shown for using a single shift register in the Typical Application Block Diagram.

8.2 Typical Application




Figure 8-1. Typical application block diagram

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHCT165-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHCT165-Q1 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

Copyright © 2023 Texas Instruments Incorporated



The SN74AHCT165-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74AHCT165-Q1 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.*

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHCT165-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74AHCT165-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.



8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN74AHCT165-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

8.2.3 Application Curve




Figure 8-2. Application Timing Diagram



8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply-voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1-µf capacitor is recommended; if there are multiple V_{CC} pins, then a 0.01-µf or a 0.022-µf capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1-µf and a 1-µf capacitor are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




Figure 8-3. Layout Diagram



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, wee the following:

1. Texas Instruments, Implications of Slow or Floating CMOS Inputs

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES
November 2023	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		0			(-)	(6)	(0)		(10)	
CAHCT165QWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AT165Q	Samples
SN74AHCT165BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT165	Samples
SN74AHCT165QPWRQ1	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT165Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT165QWBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AHCT165BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AHCT165QPWRQ1	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT165QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AHCT165BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AHCT165QPWRQ1	TSSOP	PW	16	3000	356.0	356.0	35.0

PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

BQB 16

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






BQB0016A

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



BQB0016B

PACKAGE OUTLINE WQFN - 0.8 mm max height

INDSTNAME



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated