





SN74AHCT1G125-Q1 SCLS504D - MAY 2003 - REVISED OCTOBER 2023

SN74AHCT1G125-Q1 Automotive Single Bus Buffer Gate with 3-State Output

1 Features

Texas

INSTRUMENTS

- Qualified for automotive applications
- Operating range of 3 V to 5.5 V
- Max t_{pd} of 6 ns at 5 V
- Low power consumption, 10-µA Max I_{CC} ٠
- ±8-mA output drive at 5 V
- Inputs are TTL-Voltage compatible •

2 Applications


- Enable or disable a digital signal •
- Controlling an indicator LED
- Translation between communication modules and system controllers

3 Description

The SN74AHCT1G125-Q1 is a single bus buffer gate/ line driver with 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high. When \overline{OE} is low, true data is passed from the A input to the Y output.

Package Information						
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾			
SN74AHCT1G125- Q1	DBV (SOT-23, 5)	2.8 mm × 2.8 mm	2.9 mm × 1.6 mm			
	DCK (SC70, 5)	2.0 mm × 2.1 mm	2 mm × 1.25 mm			
	DTX (X2SON, 5)	1.1 mm x 0.85	0.85 mm x 1.1 mm			

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- (2)The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.







Page

Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Switching Characteristics, V_{CC} = 3 V ± 0.3 V	6
6.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	6
6.8 Operating Characteristics	6
7 Parameter Measurement Information	7
8 Detailed Description	8
8.1 Overview	

8.2 Functional Block Diagram	8
8.3 Device Functional Modes	8
9 Application and Implementation	. 9
9.1 Application Information	
9.2 Typical Application	9
9.3 Power Supply Recommendations	
9.4 Layout	. 9
10 Device and Documentation Support	
10.1 Documentation Support (Analog)	.11
10.2 Receiving Notification of Documentation Updates.	11
10.3 Support Resources	11
10.4 Trademarks	11
10.5 Electrostatic Discharge Caution	
10.6 Glossary	11
11 Mechanical, Packaging, and Orderable	
Information	11

4 Revision History

С	hanges from Revision C (July 2023) to Revision D (October 2023)	Page
•	Added Applications section	1
•	Added DBV and DTX packages to Package Information table	1
•	Added DBV and DTX packages to Pin Configuration and Functions section	3
	Updated RθJA values: DBV = 278.0, DTX = 184.7, all values in °C/W	
•	Added Application and Implementation section	9

Changes from Revision B (January 2008) to Revision C (July 2023)

	······································	3 -
•	Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, De	evice
	Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Ordera	ble
	Information section	1
•	Updated thermal values for DCK package from R0JA = 252 to 293.4, all values in °C/W	5



5 Pin Configuration and Functions




Figure 5-1. DBV Package, 5-Pin SOT-23; DCK Package (Top View)



Figure 5-2. DTX Package, 5-Pin X2SON (Top View)

Table 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		DESCRIPTION
1	ŌĒ	I	Output Enable
2	А	I	Input A
3	GND	—	Ground Pin
4	Y	0	Output Y
5	V _{CC}		Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range		7	V
V _I ⁽²⁾	Input voltage range		-0.5	7	V
V ₀ ⁽²⁾	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V _{cc}	Supply voltage		3	5.5	V	
V	High-level input voltage	V _{CC} = 3.0 V	1.4		V	
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2		v	
V	Low-level input voltage	V _{CC} = 3.0 V		0.53	V	
VIL	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			0.8	v	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
I _{OH}	High-level output current			-8	mA	
I _{OL}	Low-level output current			8	mA	
Δt/Δv	Input transition rise or fall rate			20	ns/V	
T _A	Operating free-air temperature		-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND for specified device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



6.4 Thermal Information

			SN74AHCT1G125-Q1			
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC-70)	DTX (X2SON)	UNIT	
		5	5	5		
R _{θJA}	Junction-to-ambient thermal resistance	278.0	293.4	184.7	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C				UNIT	
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	WAA	UNIT
		3 V	2.9	3		2.9		
N	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		V
V _{OH}	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.34	9 4 4	v
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.66		
	I _{OL} = 50 μA	3 V and 4.5 V			0.1		0.1	
V _{OL}	I _{OL} = 4 mA	3 V			0.36		0.52	V
	I _{OL} = 8 mA	4.5 V			0.36			
l _l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5	μA
Icc	$V_{I} = V_{CC} \text{ or GND}, I_{O} = 0, \qquad \frac{\overline{OE} \text{ high or}}{\text{low}}$	3 V and 5.5 V			1		10	μA
ΔI _{CC} ⁽¹⁾	One input at 3.4 Other input at V _{CC} or V, GND	5.5 V			1.35		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		4	10		10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		10				pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



6.6 Switching Characteristics, V_{CC} = 3 V \pm 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER			LOAD	T	∠ = 25°C		MIN MAX	UNIT												
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX		UNIT												
t _{PLH}	A	Y	C _L = 15 pF		5.6	8	12	ns												
t _{PHL}			CL = 13 pr		5.6	8	12	115												
t _{PZH}	OE	Y	C _L = 15 pF		5.4	8	11.5	ns												
t _{PZL}		1	С _L = 15 рг		5.4	8	11.5	115												
t _{PHZ}	OE	Y	C _L = 15 pF		6.5	9.7	14.5	ns												
t _{PLZ}		r		I	I	I		I	1	I	I	i	I	Ĩ	CL = 13 pr		6.5	9.7	14.5	115
t _{PLH}	A	Y	C _L = 50 pF		8.1	11.5	16	20												
t _{PHL}		'		CL - 50 pr		8.1	11.5	16	ns											
t _{PZH}	ŌĒ	Y	C = 50 pc		7.9	11.5	15	20												
t _{PZL}		ř	ř	Ŷ	ř	ř	ř	Y C _L = 50 pF		7.9	11.5	15	ns							
t _{PHZ}	ŌĒ	Y	C _L = 50 pF		8	13.2	18	20												
t _{PLZ}		r	CL - 50 pr		8	13.2	18	ns												

6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER			LOAD	T _A = 25°C			MIN MAX	UNIT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX		UNIT	
t _{PLH}	A	Y	C _L = 15 pF		3.8	5.5	8.5	ns	
t _{PHL}		I	CL = 13 pr	-L = 15 βF 3.8		5.5	8.5	115	
t _{PZH}	OE	Y	C _L = 15 pF		3.6	5.1	7.5	ns	
t _{PZL}		T	С _L = 15 рг		3.6	5.1	7.5	115	
t _{PHZ}	OE	Y	C _L = 15 pF		4.8	6.8	10	ns	
t _{PLZ}			ι ο _Γ - το μ		4.8	6.8	10	113	
t _{PLH}	A	Y	C _L = 50 pF		5.3	7.5	10.5	ns	
t _{PHL}		ř	i C			5.3	7.5	10.5	115
t _{PZH}	OE	Y	C = 50 pc		5.1	7.1	9.5	20	
t _{PZL}		ſ	C _L = 50 pF		5.1	7.1	9.5	ns	
t _{PHZ}	ŌĒ	Y	C = 50 pc		7	8.8	12	20	
t _{PLZ}		Ť	C _L = 50 pF		7	8.8	12	ns	


6.8 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	14	pF



7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND
Open Drain	V _{CC}



8 Detailed Description

8.1 Overview

For specified high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

8.3 Device Functional Modes

INPUTS	OUTPUT								
ŌĒ	Α	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							

Table 8-1. Function Table



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

In this application, three 2-input AND gates are combined to produce a 4-input AND gate function as shown in Figure 9-1. The fourth gate can be used for another application in the system, or the inputs can be grounded and the channel left unused.

The SN74AHCT1G125-Q1 is used to directly control the RESET pin of a motor controller. The controller requires four input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 4-input AND gate function combines the four individual reset signals into a single active-low reset signal.

9.2 Typical Application




Figure 9-1. Typical Application Block Diagram

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



9.4.2 Layout Example




Figure 9-2. Example Layout for the SN74AHCT1G125-Q1

10 Device and Documentation Support

10.1 Documentation Support (Analog)

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
SN74AHCT1G125-Q1	Click here	Click here	Click here	Click here	Click here						

Table 10-1. Related Links

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
CAHCT1G125QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	37PH	Samples
CAHCT1G125QDCKRG4Q	ACTIVE	SC70	DCK	5	3000	RoHS & Green	Call TI NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMS	Samples
CAHCT1G125QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMS	Samples
PCAHCT1G125QDTXRQ1	ACTIVE	X2SON	DTX	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT1G125-Q1 :

• Catalog : SN74AHCT1G125

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT1G125QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

13-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CAHCT1G125QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0	

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated