







**SN74AHCT245-Q1** SCLS910 - APRIL 2023

# SN74AHCT245-Q1 Automotive Octal Bus Transceivers With 3-State Outputs

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: 40°C to +125°C, T<sub>A</sub>
- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250 mA per JESD 17
- ESD protection exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Enable or disable a digital signal
- Hold a signal during a controller reset
- Debounce a switch


## 3 Description

The SN74AHCT245-Q1 octal bus transceivers are designed for asynchronous two-way communication between data buses. These parts operate from 4.5 V to 5.5 V.

## Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AHCT245-Q1	PW (TSSOP, 20)	6.50 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels **Simplified Schematic** 



## **Table of Contents**

1 Features	1	8.2 Functional Block Diagram	8
2 Applications	1	8.3 Feature Description	8
3 Description	1	8.4 Device Functional Modes	<b>8</b>
4 Revision History	2	9 Application and Implementation	9
5 Pin Configuration and Functions	3	9.1 Application Information	9
6 Specifications	. 4	9.2 Typical Application	9
6.1 Absolute Maximum Ratings	. 4	10 Power Supply Recommendations	10
6.2 ESD Ratings	. 4	11 Layout	10
6.3 Recommended Operating Conditions	4	11.1 Layout Guidelines	10
6.4 Thermal Information	5	11.2 Layout Example	10
6.5 Electrical Characteristics	5	12 Device and Documentation Support	11
6.6 Switching Characteristics	6	12.1 Receiving Notification of Documentation Updates	<b>11</b>
6.7 Noise Characteristics	6	12.2 Support Resources	11
6.8 Operating Characteristics	. 6	12.3 Trademarks	11
6.9 Typical Characteristics	6	12.4 Electrostatic Discharge Caution	11
7 Parameter Measurement Information	7	12.5 Glossary	11
8 Detailed Description	8	13 Mechanical, Packaging, and Orderable	
8.1 Overview	8	Information	11

# **4 Revision History**

DATE	REVISION	NOTES
August 2022	*	Initial Release

# **5 Pin Configuration and Functions**




Figure 5-1. SN74AHCT245-Q1: PW Package, 20-Pin TSSOP (Top View)

Table 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	- ITPE(")	DESCRIPTION
DIR	1	_	Direction Pin
A1	2	I/O	A1 Input/Output
A2	3	I/O	A2 Input/Output
A3	4	I/O	A3 Input/Output
A4	5	I/O	A4 Input/Output
A5	6	I/O	A5 Input/Output
A6	7	I/O	A6 Input/Output
A7	8	I/O	A7 Input/Output
A8	9	I/O	A8 Input/Output
GND	10	_	Ground Pin
B8	11	I/O	B8 Input/Output
B7	12	I/O	B7 Input/Output
B6	13	I/O	B6 Input/Output
B5	14	I/O	B5 Input/Output
B4	15	I/O	B4 Input/Output
B3	16	I/O	B3 Input/Output
B2	17	I/O	B2 Input/Output
B1	18	I/O	B1 Input/Output
ŌĒ	19	I	Output Enable
VCC	20	_	Power Pin

<sup>(1)</sup> I = input, O = output

## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		Control inputs	-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>	·	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	Control inputs		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V$	cc		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$			±25	mA
	Continuous current through V <sub>CC</sub> or	GND			±75	mA

<sup>(1)</sup> Operation outside the *Absolute Maximum Rating* may cause permanent device damage. *Absolute Maximum Rating* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Condition*. If used outside the *Recommended Operating Condition* but within the *Absolute Maximum Rating*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	Storage temperature range			
V	V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>		±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B		±1000	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		SN74AHCT2	UNIT	
		MIN	UNII	
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level Input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δν	Input Transition rise and fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, Implications
of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **6.4 Thermal Information**

		SN74AHCT245-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.8	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	36.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	53.8	°C/W
Ψлт	Junction-to-top characterization parameter	2.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	53.3	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

_	ADAMETED	TEST CONDITIONS		TA	= 25°C		-40°C to 125	s°C	UNIT
P	PARAMETER TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	UNII
V		Ι <sub>ΟΗ</sub> = –50 μΑ	4.5 V	4.4	4.5		4.4		V
V <sub>OH</sub>		I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.7		v
V		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
V <sub>OL</sub>		I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.44	V
II	OE or DIR	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1	μΑ
I <sub>OZ</sub>	A or B inputs <sup>(1)</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±.25		±2.5	μA
I <sub>CC</sub>	•	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
ΔI <sub>CC</sub> (2)		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5	mA
C <sub>i</sub>	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10			pF
C <sub>io</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF

<sup>(1)</sup> For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

<sup>(2)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



## **6.6 Switching Characteristics**

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°	C	-40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	A or B	B or A	C <sub>L</sub> = 15 pF	4.5	7.7	1	10	ns
t <sub>PHL</sub>	AOIB	BOIA	OL = 13 pi	4.5	7.7	1	10	115
t <sub>PZH</sub>	- OE	A or B	C <sub>L</sub> = 15 pF	8.9	13.8	1	16	ns
t <sub>PZL</sub>	- OE	AOIB	OL = 13 pi	8.9	13.8	1	16	115
t <sub>PHZ</sub>	<del></del> <del>OE</del>	A or B	C <sub>L</sub> = 15 pF	9.2	14.4	1	16.5	ns
t <sub>PLZ</sub>	OL	AOIB	OL = 13 pi	9.2	14.4	1	16.5	115
t <sub>PLH</sub>	A or B	B or A	C <sub>L</sub> = 50 pF	5.3	8.7	1	11	ns
t <sub>PHL</sub>	AOIB	BOIA	О[ – 30 рі	5.3	8.7	1	11	115
t <sub>PZH</sub>	ŌĒ	A or B	C <sub>L</sub> = 50 pF	9.7	14.8	1	17	ns
t <sub>PZL</sub>	OL	AOIB	О[ – 30 рі	9.7	14.8	1	17	115
t <sub>PHZ</sub>	ŌĒ	A or B	C <sub>L</sub> = 50 pF	10	15.4	1	17.5	ns
t <sub>PLZ</sub>		AUIB	CL = 50 pr	10	15.4	1	17.5	115
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1			ns

## **6.7 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

	PARAMETER	SN74A	HCT245	-Q1	UNIT
	FARAMETER	MIN	TYP	MAX	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4		V
$V_{IH(D)}$	High-level dynamic input voltage	2			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V


<sup>(1)</sup> Characteristics are for surface-mount packages only.

## **6.8 Operating Characteristics**


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER		TEST CO	NDITIONS	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	13	pF	

## **6.9 Typical Characteristics**



#### 7 Parameter Measurement Information



- C<sub>1</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms




## **8 Detailed Description**

## 8.1 Overview

The SNx7ACHT245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SN74AHCT245-Q1 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction–control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses effectively are isolated. For the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## 8.2 Functional Block Diagram



To Seven Other Channels

Figure 8-1. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
  - Inputs accept V<sub>IH</sub> levels of 2 V
- · Slow edge rates minimize output ringing

#### 8.4 Device Functional Modes

Table 8-1. Function Table (Each Transceiver)

INP	UTS	OPERATION					
ŌĒ	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74AHCT245 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8 V  $V_{IL}$  and 2 V  $V_{IH}$ . This feature makes it ideal for translating up from 3.3 V to 5 V. The following figure shows this type of translation.

#### 9.2 Typical Application




Figure 9-1. Typical Application Diagram


#### 9.2.1 Design Requirements

This device uses CMOS technology and has a balanced output drive. Take care to avoid bus contention, because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- Recommended input conditions:
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>II</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{\rm CC}$ .
- · Recommend output conditions:
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple VCC pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 11 Layout

## 11.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 11-1 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

### 11.2 Layout Example




Figure 11-1. Layout Diagram



## 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 3-May-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74AHCT245QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHCT245-Q1:

## **PACKAGE OPTION ADDENDUM**

www.ti.com 3-May-2023

● Catalog : SN74AHCT245

• Military : SN54AHCT245

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-May-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT245QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-May-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AHCT245QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0	



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated