

Technical documentation





SN74AVC16T245 SCES551F - FEBRUARY 2004 - REVISED MARCH 2024

SN74AVC16T245 16-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / Voltage Translation and Tri-State Outputs

1 Features

Texas

INSTRUMENTS

- Control Inputs VIH/VII Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- I/Os Are 4.6V Tolerant
- Maximum Data Rates
 - 380Mbps (1.8V to 3.3V Level-Shifting)
 - 200Mbps (<1.8V to 3.3V Level-Shifting)
 - 200Mbps (Level-Shifting to 2.5V or 1.8V)
 - 150Mbps (Level-Shifting to 1.5V)
 - 100Mbps (Level-Shifting to 1.2V)
- Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000V Human-Body Model (A114-A)
 - 200V Machine Model (A115-A)
 - 1000V Charged-Device Model (C101)

2 Applications

- **Personal Electronics**
- Industrial
- Enterprise
- Telecom



To Seven Other Channels

3 Description

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC16T245 device is optimized to operate with V_{CCA}/V_{CCB} set at 1.4V to 3.6V. The device is operational with V_{CCA}/V_{CCB} as low as 1.2V. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC16T245 device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the outputs so the buses effectively are isolated.

The SN74AVC16T245 control pins (1DIR, 2DIR, 1 \overline{OE} , and 2 \overline{OE}) are supplied by V_{CCA}.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)	
	TSSOP (48)	12.50 mm × 6.10mm	
SN74AVC16T245	TVSOP (48)	9.70 mm × 4.40mm	
	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50mm	

For all available packages, see the orderable addendum at (1)the end of the data sheet.



To Seven Other Channels

Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Description (continued)3
5 Pin Configuration and Functions4
6 Specifications
6.1 Absolute Maximum Ratings6
6.2 ESD Ratings6
6.3 Recommended Operating Conditions7
6.4 Thermal Information7
6.5 Electrical Characteristics8
6.6 Switching Characteristics: V _{CCA} = 1.2 V9
6.7 Switching Characteristics: V _{CCA} = 1.5 V ± 0.1 V9
6.8 Switching Characteristics: V _{CCA} = 1.8 V ± 0.15 V9
6.9 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V10$
6.10 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}10$
6.11 Operating Characteristics10
6.12 Typical Characteristics 11
7 Parameter Measurement Information13

8 Detailed Description	14
8.1 Overview	14
8.2 Functional Block Diagram	14
8.3 Feature Description.	14
8.4 Device Functional Modes	15
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
9.3 Power Supply Recommendations	18
9.4 Lavout	
10 Device and Documentation Support	20
10 1 Documentation Support	20
10.2 Support Resources	20
10.3 Trademarks	20
10.4 Electrostatic Discharge Caution	20
10.5 Glossary	20
11 Revision History	20 20
12 Machanical Backaging and Ordorable	
Information	21



4 Description (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



5 Pin Configuration and Functions



Figure 5-1. GQL or ZQL Package 56-Pin BGA MICROSTAR JUNIOR Top View

1DIR [1	U	48	h	1 0E
1B1	2		47	ĥ	1A1
1B2	3		46	ĥ	1A2
GND	4		45	6	GND
1B3	5		44	6	1A3
1B4 [6		43	6	1A4
V _{ССВ} [7		42	þ	V _{CCA}
1B5 [8		41	þ	1A5
1B6 [9		40	þ	1A6
GND [10		39	1	GND
1B7 [11		38	þ	1A7
1B8 [12		37	þ	1A8
2B1 [13		36		2A1
2B2 [14		35		2A2
GND [15		34		GND
2B3 [16		33		2A3
2B4 [17		32		2A4
V _{ССВ}	18		31		V_{CCA}
2B5	19		30		2A5
2B6	20		29	Į	2A6
GND [21		28	P	GND
2B7	22		27	Į	2A7
2B8	23		26	Ц	2A8
2DIR	24		25	μ	20E

Figure 5-2. DGG or DGV Package 48-Pin TSSOP or TVSOP Top View



Pin Functions

	PIN					
NAME	TSSOP, TVSOP	BGA MICROSTAR	I/O	DESCRIPTION		
1DIR, 2DIR	1, 24	A1, K1	Ι	Direction-control signal		
1B1 to 1B8	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	I/O	Input/Output. Referenced to V _{CCB}		
2B1 to 2B8	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	I/O	Input/Output. Referenced to V _{CCB}		
GND	4, 10, 15, 21, 45, 39, 34, 28	B3, D3, G3, J3, J4, G4, D4, B4	_	Ground		
V _{CCB}	7, 18	C3, H3		B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V		
1 OE , 2 OE	48, 25	A6, K6	_	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to V_{CCA}		
1A1 to 1A8	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	I/O	Input/Output. Referenced to V _{CCA}		
2A1 to 2A8	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	I/O	Input/Output. Referenced to V _{CCA}		
V _{CCA}	42, 31	C4, H4	—	A-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V		
N.C.	_	A2, A3, A4, A5, K2, K3, K4, K5		No internal connection		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V _{CCA} V _{CCB}	Supply voltage		-0.5	4.6	V	
		I/O ports (A port)	-0.5	4.6		
VI	Input voltage ⁽²⁾	I/O ports (B port)	-0.5	4.6	V	
		Control inputs	-0.5	4.6		
Voltage range applied to any output in the high-impedance	Voltage range applied to any output in the high-impedance or power-	A port	-0.5	4.6	V	
VO	off state ⁽²⁾	B port	-0.5	4.6	v	
V	Veltage range applied to any output in the high or law state ⁽²⁾ (3)	A port	-0.5	V _{CCA} + 0.5	V	
V0	voltage range applied to any output in the high of low state	B port	-0.5	V _{CCB} + 0.5	v	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current			±50	mA	
	Continuous current through each $V_{\text{CCA}},V_{\text{CCB}},\text{and GND}$			±100	mA	
		DGG package		70		
$R_{\theta JA}$	Package thermal impedance ⁽⁴⁾	DGV package	58		°C/W	
		GQL/ZQL package		42	1	
TJ	Junction temperature		-40	150	°C	
T _{stg}	Storage temperature		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input voltage (V₁) and output negative-voltage (V₀) ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1000	V
		Machine model (A115-A)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

			V _{CCI}	V _{cco}	MIN	MAX	UNIT	
V _{CCA}	Supply voltage				1.2	3.6	V	
V _{CCB}	Supply voltage				1.2	3.6	V	
			1.2 V to 1.95 V		V _{CCI} × 0.65			
V _{IH} Ir	High-level	Data inputs ⁽⁴⁾	1.95 V to 2.7 V		1.6		v	
	input voltage		2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			V _{CCI} × 0.35		
VIL	Low-level	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V	
	input voltage		2.7 V to 3.6 V			0.8		
		DIR	1.2 V to 1.95 V		V _{CCA} × 0.65			
VIH	High-level	(referenced to	1.95 V to 2.7 V		1.6		V	
	V _{CCA}) ⁽⁵⁾	2.7 V to 3.6 V		2				
		DIR	1.2 V to 1.95 V			$V_{CCA} \times 0.35$		
V _{IL} Low-level input voltag	Low-level	(referenced to V_{CCA}) ⁽⁵⁾	1.95 V to 2.7 V			0.7] v	
	input voltage		2.7 V to 3.6 V			0.8		
VI	Input voltage				0	3.6	V	
V	Output	Active state			0	V _{CCO}	V	
V0	Oulput voltage	Tri-State			0	3.6	v	
				1.2 V		-3		
				1.4 V to 1.6 V		-6		
I _{OH}	High-level output	gh-level output current		1.65 V to 1.95 V		-8	mA	
				2.3 V to 2.7 V		-9		
				3 V to 3.6 V		-12		
				1.2 V		3		
				1.4 V to 1.6 V		6		
I _{OL}	Low-level output of	current		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9		
				3 V to 3.6 V		12		
Δt/Δv	Input transition ris	e or fall rate				5	ns/V	
T _A	Operating free-air	temperature			-40	85	°C	

(1) V_{CCI} is the V_{CC} associated with the data input port.

 V_{CCO} is the V_{CC} associated with the output port. (2)

(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, (3) All diffused data inputs of the device must be right at V_{CCI} of GND to ensure proper device operating *Implications of Slow or Floating CMOS Inputs*, SCBA004.
 (4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 (5) For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

6.4 Thermal Information

		SN74AVC16T245					
THERMAL METRIC ⁽¹⁾		DGV (TVSOP)	DGG (TSSOP)	ZQL (BGA MICROSTAR JUNIOR)	UNIT		
		48 PINS	48 PINS	56 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	82.5	69.9	64.6	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	34.2	23.9	16.6	°C/W		
R _{θJB}	Junction-to-board thermal resistance	45.1	36.6	30.8	°C/W		
Ψ _{JT}	Junction-to-top characterization parameter	2.7	1.7	0.9	°C/W		



6.4 Thermal Information (continued)

			SN7	4AVC16T245	
THERMAL METRIC ⁽¹⁾		DGV (TVSOP)	DGG (TSSOP)	ZQL (BGA MICROSTAR JUNIOR)	UNIT
		48 PINS	48 PINS	56 PINS	
ψ_{JB}	Junction-to-board characterization parameter	44.6	36.2	64.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{(1) (2)}

DADAMETED		TEST CONDITIONS		Var. Var	T _A = 25°C		T _A = -40°C to 85°C			LINIT			
FAR		TEST CONE		VCCA	▼ссв	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		I _{OH} = –100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V				$V_{CCO} - 0.2$				
		I _{OH} = –3 mA		1.2 V	1.2 V		0.95						
		I _{OH} = -6 mA		1.4 V	1.4 V				1.05			V	
⊻он		I _{OH} = -8 mA	vi – viH	1.65 V	1.65 V				1.2			v	
		I _{OH} = –9 mA		2.3 V	2.3 V				1.75				
		I _{OH} = -12 mA		3 V	3 V				2.3				
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V						0.2		
		I _{OL} = 3 mA		1.2 V	1.2 V		0.15						
		I _{OL} = 6 mA		1.4 V	1.4 V						0.35	V	
VOL		I _{OL} = 8 mA	$v_{I} = v_{IL}$	1.65 V	1.65 V						0.45	v	
		I _{OL} = 9 mA		2.3 V	2.3 V						0.55		
		I _{OL} = 12 mA		3 V	3 V						0.7		
I _I	Control inputs	V _I = V _{CCA} or GNI	D	1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25			±1	μA	
	A or B port	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 3.6 V		0 V	0 to 3.6 V		±0.1	±2.5			±5		
loff	A or B port			0 to 3.6 V	0 V		±0.5	±2.5			±5	μΑ	
I _{OZ} ⁽³⁾	A or B port	$V_0 = V_{CC0}$ or GN $V_1 = V_{CC1}$ or GND $\overline{OE} = V_{H}$	ID,),	3.6 V	3.6 V		±0.5	±2.5			±5	μA	
				1.2 V to 3.6 V	1.2 V to 3.6 V						25		
I _{CCA}		$V_1 = V_{CCI}$ or GNE $V_0 = 0$),	0 V	3.6 V						-5	μA	
				3.6 V	0 V						25		
				1.2 V to 3.6 V	1.2 V to 3.6 V						25		
I _{CCB}		$V_1 = V_{CCI}$ or GNE $V_0 = 0$),	0 V	3.6 V						25	μA	
				3.6 V	0 V						-5		
I _{CCA} +	I _{ССВ}	$V_{I} = V_{CCI}$ or GND $I_{O} = 0$),	1.2 V to 3.6 V	1.2 V to 3.6 V						45	μA	
Ci	Control inputs	V _I = 3.3 V or GN	D	3.3 V	3.3 V		3.5					pF	
Cio	A or B port	$V_0 = 3.3 \text{ V or GN}$	ID	3.3 V	3.3 V		7					pF	

(1) V_{CCO} is the V_{CC} associated with the output port.

(2) V_{CCI} is the V_{CC} associated with the input port.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.



6.6 Switching Characteristics: V_{CCA} = 1.2 V

over recommended o	perating free-air tem	perature range. VccA	= 1.2 V (see Figure 7-1)
erer recommended e	peraling nee an term		

		TO (OUTPUT)	Vcc	_{зв} = 1.2	v	Vcc	_{CB} = 1.5 V	/	Vc	_{CB} = 1.8 V	'	Vcc	_B = 2.5	v	Vcc	_в = 3.3	v			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
t _{PLH}	Δ	в		4.1			3.3			3			2.8			3.2		ne		
t _{PHL}	7	D		4.1			3.3			3			2.8			3.2		113		
t _{PLH}	в	٨		4.4			4			3.8			3.6			3.5		ns		
t _{PHL}	Б	~		4.4			4			3.8			3.6			3.5		115		
t _{PZH}	ŌE	ŌĒ	ŌĒ	Δ		6.4			6.4			6.4			6.4			6.4		ne
t _{PZL}	0L	A		6.4			6.4			6.4			6.4			6.4		113		
t _{PZH}		В	В	в		6			4.6			4			3.4			3.2		ne
t _{PZL}	UL	Б		6			4.6			4			3.4			3.2		115		
t _{PHZ}		٨		6.6			6.6			6.6			6.6			6.8		nc		
t _{PLZ}	UL	~		6.6			6.6			6.6			6.6			6.8		115		
t _{PHZ}	OF	в		6			4.9			4.9			4.2			5.3		ne		
t _{PLZ}	UL	5		6			4.9			4.9			4.2			5.3		115		

6.7 Switching Characteristics: V_{CCA} = 1.5 V ± 0.1 V

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 7-1)

	FROM		Vcc	_{:B} = 1.2 \	/	V _{CCB} =	1.5 V ± 0.	.1 V	V _{CCB} = 1.8	3 V ± 0.15	5 V	V _{CCB} = 2	2.5 V ± 0.2	/ Va	ссв = :	3.3 V ± 0).3 V				
FARAINETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP MA	X I	NIN	TYP	MAX	UNIT			
t _{PLH}	^	в		3.6		0.5		6.2	0.5		5.2	0.5	4	1	0.5		3.7	ne			
t _{PHL}	~			3.6		0.5		6.2	0.5		5.2	0.5	4	1	0.5		3.7	115			
t _{PLH}	в			3.3		0.5		6.2	0.5		5.9	0.5	5	6	0.5		5.5	nc			
t _{PHL}	Б			3.3		0.5		6.2	0.5		5.9	0.5	5	6	0.5		5.5	115			
t _{PZH}	OE	ŌĒ	OE			4.3		1		10.1	1		10.1	1	10	1	1		10.1	-	
t _{PZL}		A		4.3		1		10.1	1		10.1	1	10	1	1		10.1	115			
t _{PZH}		в		5.6		1		10.1	0.5		8.1	0.5	5	9	0.5		5.2	ne			
t _{PZL}	UL	D		5.6		1		10.1	0.5		8.1	0.5	5	9	0.5		5.2	115			
t _{PHZ}				4.5		1.5		9.1	1.5		9.1	1.5	9	1	1.5		9.1	nc			
t _{PLZ}	ŌĒ	ŌĒ			4.5		1.5		9.1	1.5		9.1	1.5	9	1	1.5		9.1	115		
t _{PHZ}	ŌE		OF	OF	в		5.5		1.5		8.7	1.5		7.5	1	6	5	1		6.3	ne
t _{PLZ}		В		5.5		1.5		8.7	1.5		7.5	1	6	5	1		6.3	115			

6.8 Switching Characteristics: V_{CCA} = 1.8 V \pm 0.15 V

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 7-1)

	FROM	то	Vcc	в = 1.2 V	/	V _{CCB} =	1.5 V ± 0	.1 V	V _{CCB} =	1.8 V ± 0	.15 V	V _{CCB} =	2.5 V ± (0.2 V	V _{CCB} = 3	3.3 V ± (0.3 V		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	МАХ	MIN	ТҮР	МАХ	UNIT	
t _{PLH}	^	Р		3.4		0.5		5.9	0.5		4.8	0.5		3.7	0.5		3.3		
t _{PHL}	A	В		3.4		0.5		5.9	0.5		4.8	0.5		3.7	0.5		3.3	115	
t _{PLH}	в	^		3		0.5		5.2	0.5		4.8	0.5		4.5	0.5		4.4	nc	
t _{PHL}	Б			3		0.5		5.2	0.5		4.8	0.5		4.5	0.5		4.4	115	
t _{PZH}	Ë	^		3.4		1		7.8	1		7.8	1		7.8	1		7.8	nc	
t _{PZL}	ΟL	^		3.4		1		7.8	1		7.8	1		7.8	1		7.8	115	
t _{PZH}	E	Р		5.4		1		9.2	0.5		7.4	0.5		5.3	0.5		4.5	20	
t _{PZL}	UE	В		5.4		1		9.2	0.5		7.4	0.5		5.3	0.5		4.5	115	
t _{PHZ}	Ē	^		4.2		1.5		7.7	1.5		7.7	1.5		7.7	1.5		7.7	nc	
t _{PLZ}	OL	^		4.2		1.5		7.7	1.5		7.7	1.5		7.7	1.5		7.7	115	
t _{PHZ}	OE B -		в		5.2		1.5		8.4	1.5		7.1	1		5.9	1		5.7	ns
t _{PLZ}			5.2		1.5		8.4	1.5		7.1	1		5.9	1		5.7	115		

6.9 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 7-1)

	FROM		V _{CCB} = 1.	2 V	V _{CCB} =	1.5 V ± 0.	1 V	V _{CCB} = 1	1.8 V ± 0.15	۷	V _{CCB} =	2.5 V ±	0.2 V	V _{CCB} =	3.3 V ± 0.3 V	LINUT						
PARAMETER	(INPUT)	(OUTPUT)	MIN TYP	MAX	MIN	TYP	MAX	MIN	TYP M	AX	MIN	TYP	MAX	MIN	ΤΥΡ ΜΑΧ	UNIT						
t _{PLH}	Δ	в	3.2		0.5		5.6	0.5		4.5	0.5		3.3	0.5	2.8	ne						
t _{PHL}	~		3.2		0.5		5.6	0.5		4.5	0.5		3.3	0.5	2.8	113						
t _{PLH}	в	^	2.6		0.5		4.1	0.5		3.7	0.5		3.3	0.5	3.2	ns						
t _{PHL}	D	~	2.6		0.5		4.1	0.5		3.7	0.5		3.3	0.5	3.2	115						
t _{PZH}	OF	A	A	2.5		0.5		5.3	0.5		5.3	0.5		5.3	0.5	5.3	ne					
t _{PZL}	UL		2.5		0.5		5.3	0.5		5.3	0.5		5.3	0.5	5.3	113						
t _{PZH}		В	В	В	5.2		0.5		9.4	0.5		7.3	0.5		5.1	0.5	4.5	ns				
t _{PZL}	UL				В	В	5.2		0.5		9.4	0.5		7.3	0.5		5.1	0.5	4.5	115		
t _{PHZ}		A	A	A	A	A	A		3		1		6.1	1		6.1	1		6.1	1	6.1	nc
t _{PLZ}	UL							3		1		6.1	1		6.1	1		6.1	1	6.1	115	
t _{PHZ}	ŌE	в	5		1		7.9	1		6.6	1		6.1	1	5.2	ns						
t _{PLZ}	OE	ŌĒ	ŌĒ	ŌĒ	, D	5		1		7.9	1		6.6	1		6.1	1	5.2	115			

6.10 Switching Characteristics: V_{CCA} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 7-1)

	FROM	TO (OUTPUT)	Vcc	_{:B} = 1.2 \	/	V _{CCB} =	1.5 V ± 0.4	1 V	V _{CCB} = 1	.8 V ± 0.1	5 V	V _{CCB} = 2	2.5 V ± 0).2 V	V _{CCB} = 3	3.3 V ±	0.3 V				
PARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
t _{PLH}	٨	в		3.2		0.5		5.5	0.5		4.4	0.5		3.2	0.5		2.7	ne			
t _{PHL}	~			3.2		0.5		5.5	0.5		4.4	0.5		3.2	0.5		2.7	115			
t _{PLH}	в			2.8		0.5		3.7	0.5		3.3	0.5		2.8	0.5		2.7	ne			
t _{PHL}	Б			2.8		0.5		3.7	0.5		3.3	0.5		2.8	0.5		2.7	115			
t _{PZH}				2.2		0.5		4.3	0.5		4.2	0.5		4.1	0.5		4				
t _{PZL}	UE	A	A	A	<u> </u>		2.2		0.5		4.3	0.5		4.2	0.5		4.1	0.5		4	115
t _{PZH}		в		5.1		0.5		9.3	0.5		7.2	0.5		4.9	0.5		4	ne			
t _{PZL}	OL			5.1		0.5		9.3	0.5		7.2	0.5		4.9	0.5		4	115			
t _{PHZ}				3.4		0.5		5	0.5		5	0.5		5	0.5		5				
t _{PLZ}	UE	A .		3.4		0.5		5	0.5		5	0.5		5	0.5		5	115			
t _{PHZ}	ŌĒ	в		4.9		1		7.7	1		6.5	1		5.2	0.5		5				
t _{PLZ}		ŌĒ			4.9		1		7.7	1		6.5	1		5.2	0.5		5	115		

6.11 Operating Characteristics

T_A = 25°C

	PARAMETER		TEST	V _{CCA} =	V _{CCB}	= 1.2	V _{CCA} =	V _{ССВ} = 1.	5 V	V _{CCA} =	V _{CCB} =	1.8 V	V _{CCA} =	= V _{CCB} =	2.5 V	V _{CCA} =	V _{ссв} = :	3.3 V	UNIT
			CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	A to P	Outputs enabled			1			1			1			1			2		
C _{pdA} ⁽¹⁾	AIOB	Outputs disabled	$C_L = 0,$		1			1			1			1			1		ъĘ
	R to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	13				13			14			15			16		рг
	BIOA	Outputs disabled		1				1			1			1			1		
	Outputs enabled			13			13			14			15			16			
C = (1)	A to B	Outputs disabled	$C_L = 0,$ f = 10 MHz		1			1			1			1			1		ъĘ
C _{pdB} ⁽¹⁾	$\begin{array}{c} \text{Outputs} \\ \text{Outputs} \\ \text{enabled} \end{array} f = 10 \text{ MHz}, \\ t_r = t_f = 1 \text{ ns} \end{array}$	1		1		1		1				2		μr					
	BIOA	Outputs disabled			1			1			1			1			1		

(1) Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035



6.12 Typical Characteristics

T_A = 25°C





6.12 Typical Characteristics (continued)

T_A = 25°C





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_{O} = 50 \Omega$, $dv/dt \ge 1$ V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.

Figure 7-1. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74AVC16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB}. The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

8.3.2 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

8.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ} shown in Section 6.5). This prevents false logic levels from being presented to either bus.



8.4 Device Functional Modes

The SN74AVC16T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCA}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When \overline{OE} is low and DIR is high, data transmission is from A to B. When \overline{OE} is low and DIR is high, both output ports will be high-impedance.

CONTROL	INPUTS ⁽¹⁾	OUTPUT C	IRCUITS	OPERATION									
ŌĒ	DIR	A PORT	B PORT	OFERATION									
L	L	Enabled	Hi-Z	B data to A bus									
L	Н	Hi-Z	Enabled	A data to B bus									
Н	Х	Hi-Z	Hi-Z	Isolation									

Table 8-1. Functions Table

(1) Input circuits of the data I/Os always are active.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74AVC16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVC16T245 device is ideal for data transmission where direction is different for each channel.

9.1.1 Enable Times

Calculate the enable times for the SN74AVC16T45 using the following formulas:

t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)	(1)
t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)	(2)
t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)	(3)
t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)	(4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC16T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.



9.2 Typical Application



Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters										
DESIGN PARAMETER	EXAMPLE VALUE									
Input voltage range	1.2 V to 3.6 V									
Output voltage range	1.2 V to 3.6 V									



9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

9.2.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVC16T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

9.2.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVC16T245 device is driving to determine the output voltage range.

9.2.3 Application Curve



Figure 9-2. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

9.3 Power Supply Recommendations

The SN74AVC16T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . VCCA accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable \overline{OE} input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

9.4 Layout

9.4.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.



9.4.2 Layout Example









10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

10.1.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (July 2015) to Revision F (March 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	4

Cł	hanges from Revision D (February 2015) to Revision E (July 2015)	Page
•	Updated Pin Functions Table.	4

Changes from Revision C (August 2005) to Revision D (February 2015)

Page



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AVC16T245DGVRE4	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples
AVC16T245DGGR-D	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16T245	Samples
SN74AVC16T245DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	WF245	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC16T245 :

Automotive : SN74AVC16T245-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16T245DGG	R TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16T245DGV	R TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

27-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16T245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16T245DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

27-Feb-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AVC16T245DGG	DGG	TSSOP	48	40	530	11.89	3600	4.9

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated