Undershoot Protection for Off-Isolation on A and B Ports Up To −2 V
Integrated Diode to \( V_{CC} \) Provides 5-V Input Down To 3.3-V Output Level Shift
Bidirectional Data Flow, With Near-Zero Propagation Delay
Low ON-State Resistance \( (r_{on}) \)
Characteristics \( (r_{on} = 3 \, \Omega \text{ Typical}) \)
Low Input/Output Capacitance Minimizes Loading and Signal Distortion \( (C_{io(OFF)} = 5 \, \text{pF Typical}) \)
Data and Control Inputs Provide Undershoot Clamp Diodes
\( V_{CC} \) Operating Range From 4.5 V to 5.5 V
Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
\( I_{off} \) Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model (A114-B, Class II)
– 1000-V Charged-Device Model (C101)
Supports Both Digital and Analog Applications: USB Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

**description/ordering information**

The SN74CBTD3306C is a high-speed TTL-compatible FET bus switch with low ON-state resistance \( (r_{on}) \), allowing for minimal propagation delay. This device features an integrated diode in series with \( V_{CC} \) to provide level shifting for 5-V input down to 3.3-V output levels. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBTD3306C provides protection for undershoot up to −2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBTD3306C is organized as two 1-bit bus switches with separate output-enable \( (1\overline{OE}, 2\overline{OE}) \) inputs. It can be used as two 1-bit bus switches or as one 2-bit bus switch. When \( \overline{OE} \) is low, the associated 1-bit switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \( \overline{OE} \) is high, the associated 1-bit switch is OFF, and a high-impedance state exists between the A and B ports.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>( T_A )</th>
<th>PACKAGE†</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ORDERABLE PART NUMBER</td>
</tr>
<tr>
<td>-40°C to 85°C</td>
<td>SOIC – D</td>
</tr>
<tr>
<td></td>
<td>Tape and reel</td>
</tr>
<tr>
<td></td>
<td>TSSOP – PW</td>
</tr>
<tr>
<td></td>
<td>Tape and reel</td>
</tr>
</tbody>
</table>

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
description/ordering information (continued)

This device is fully specified for partial-power-down applications using \( I_{\text{off}} \). The \( I_{\text{off}} \) feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \( \overline{OE} \) should be tied to \( V_{\text{CC}} \) through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### FUNCTION TABLE

<table>
<thead>
<tr>
<th>INPUT ( OE )</th>
<th>INPUT/OUTPUT ( A )</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>B</td>
<td>A port = B port</td>
</tr>
<tr>
<td>H</td>
<td>( \overline{Z} )</td>
<td>Disconnect</td>
</tr>
</tbody>
</table>

### Logic diagram (positive logic)

![Logic Diagram](image)

### Simplified schematic, each FET switch (SW)

![Simplified Schematic](image)

\( \dagger \) \( EN \) is the internal enable signal applied to the switch.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

- Supply voltage range, $V_{CC}$: $-0.5$ V to 7 V
- Control input voltage range, $V_{IN}$ (see Notes 1 and 2): $-0.5$ V to 7 V
- Switch I/O voltage range, $V_{I/O}$ (see Notes 1, 2, and 3): $-0.5$ V to 7 V
- Control input clamp current, $I_{IK}$ ($V_{IN} < 0$): $-50$ mA
- I/O port clamp current, $I_{I/OK}$ ($V_{I/O} < 0$): $-50$ mA
- ON-state switch current, $I_{I/O}$ (see Note 4): $\pm 128$ mA
- Continuous current through $V_{CC}$ or GND terminals: $\pm 100$ mA
- Package thermal impedance, $\theta_{JA}$ (see Note 5): D package: $97^\circ$C/W, PW package: $149^\circ$C/W
- Storage temperature range, $T_{stg}$: $-65^\circ$C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground unless otherwise specified.
2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. $V_{I}$ and $V_{O}$ are used to denote specific conditions for $V_{I/O}$.
4. $I_{I}$ and $I_{O}$ are used to denote specific conditions for $I_{I/O}$.
5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Notes 6 and 7)

<table>
<thead>
<tr>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>Supply voltage</td>
<td>4.5</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>High-level control input voltage</td>
<td>2</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Low-level control input voltage</td>
<td>0</td>
</tr>
<tr>
<td>$V_{I/O}$</td>
<td>Data input/output voltage</td>
<td>0</td>
</tr>
<tr>
<td>$T_{A}$</td>
<td>Operating free-air temperature</td>
<td>$-40$</td>
</tr>
</tbody>
</table>

NOTES: 6. All unused control inputs of the device must be held at $V_{CC}$ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
7. In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.
### Electrical Characteristics

**Test Conditions**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP†</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>$V_{IK}$</strong></td>
<td>Control inputs $V_{CC} = 4.5,V$, $I_{IN} = -18,mA$</td>
<td>-1.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$V_{IKU}$</strong></td>
<td>Data inputs $V_{CC} = 5,V$, $0,mA &gt; I_{I} &gt; -50,mA$, $V_{IN} = V_{CC}$ or GND, Switch OFF</td>
<td>-2</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$V_{OH}$</strong></td>
<td>See Figures 4 and 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$I_{IN}$</strong></td>
<td>Control inputs $V_{CC} = 5.5,V$, $V_{IN} = V_{CC}$ or GND</td>
<td>±1</td>
<td>µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$I_{OZ}$‡</strong></td>
<td>$V_{CC} = 5.5,V$, $V_{O} = 0$ to $5.5,V$, $V_{I} = 0$, $V_{IN} = V_{CC}$ or GND</td>
<td>±10</td>
<td>µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$I_{OFF}$</strong></td>
<td>$V_{CC} = 0$, $V_{O} = 0$ to $5.5,V$, $V_{I} = 0$</td>
<td>10</td>
<td>µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$I_{CC}$</strong></td>
<td>$V_{CC} = 5.5,V$, $I_{IO} = 0$, $V_{IN} = V_{CC}$ or GND, Switch ON or OFF</td>
<td>1.5</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$\Delta I_{CC}$§</strong></td>
<td>Control inputs $V_{CC} = 5.5,V$, One input at $3.4,V$, Other inputs at $V_{CC}$ or GND</td>
<td>2.5</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$C_{in}$</strong></td>
<td>Control inputs $V_{IN} = 3,V$ or 0</td>
<td>3.5</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$C_{io(OFF)}$</strong></td>
<td>$V_{I/O} = 3,V$ or 0, Switch OFF, $V_{IN} = V_{CC}$ or GND</td>
<td>5</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$C_{io(ON)}$</strong></td>
<td>$V_{I/O} = 3,V$ or 0, Switch ON, $V_{IN} = V_{CC}$ or GND</td>
<td>12.5</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>$r_{on}$¶</strong></td>
<td>$V_{CC} = 4.5,V$, $V_{I} = 0$</td>
<td>3</td>
<td>Ω</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.4</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>9</td>
<td>20</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**Switching Characteristics**

**Test Conditions**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>FROM (INPUT)</th>
<th>TO (OUTPUT)</th>
<th>$V_{CC} = 5,V$ ± 0.5 V</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>$t_{pd}$#</strong></td>
<td>A or B</td>
<td>B or A</td>
<td>0.15</td>
<td>ns</td>
</tr>
<tr>
<td><strong>$t_{en}$</strong></td>
<td>OE</td>
<td>A or B</td>
<td>1.5</td>
<td>4.7</td>
</tr>
<tr>
<td><strong>$t_{dis}$</strong></td>
<td>OE</td>
<td>A or B</td>
<td>1.5</td>
<td>4.7</td>
</tr>
</tbody>
</table>

---

# The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
undershoot characteristics (see Figures 1 and 2)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP†</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOUTU</td>
<td>VCC = 5.5 V, Switch OFF, VIN = VCC or GND</td>
<td>2</td>
<td>-0.3</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

† All typical values are at VCC = 5 V (unless otherwise noted), TA = 25°C.

Figure 1. Device Test Setup

Figure 2. Transient Input Voltage (VI) and Output Voltage (VOUTU) Waveforms (Switch OFF)
PARAMETER MEASUREMENT INFORMATION FOR LEVEL SHIFTER

TEST CIRCUIT

<table>
<thead>
<tr>
<th>TEST</th>
<th>VCC</th>
<th>S1</th>
<th>RL</th>
<th>IL</th>
<th>CL</th>
<th>VΔ</th>
</tr>
</thead>
<tbody>
<tr>
<td>tpd(s)</td>
<td>5 V ± 0.5 V</td>
<td>Open</td>
<td>500 Ω</td>
<td>VCC or GND</td>
<td>50 pF</td>
<td></td>
</tr>
<tr>
<td>tPLZ/tPZL</td>
<td>5 V ± 0.5 V</td>
<td>7 V</td>
<td>500 Ω</td>
<td>GND</td>
<td>50 pF</td>
<td>0.3 V</td>
</tr>
<tr>
<td>tPHZ/tPHZ</td>
<td>5 V ± 0.5 V</td>
<td>Open</td>
<td>500 Ω</td>
<td>VCC</td>
<td>50 pF</td>
<td>0.3 V</td>
</tr>
</tbody>
</table>

NOTE:
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tR ≤ 2.5 ns, tf ≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as tdis.
G. tPLH and tPHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms
TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE HIGH

vs

SUPPLY VOLTAGE

\[ V_{OH} \] Output Voltage High − \( V_{-I} \)

\[ TA = 85^\circ C \]
\[ VI = V_{CC} \]

\[ TA = 25^\circ C \]
\[ VI = V_{CC} \]

\[ TA = 0^\circ C \]
\[ VI = V_{CC} \]

\[ 100 \mu A \]
\[ 6 mA \]
\[ 12 mA \]
\[ 24 mA \]

\[ 100 \mu A \]
\[ 6 mA \]
\[ 12 mA \]
\[ 24 mA \]

\[ 4 \]
\[ 3.75 \]
\[ 3.5 \]
\[ 3.25 \]
\[ 3 \]
\[ 2.75 \]
\[ 2.5 \]
\[ 2.25 \]
\[ 2 \]
\[ 1.75 \]
\[ 1.5 \]

\[ 4.5 \]
\[ 4.75 \]
\[ 5 \]
\[ 5.25 \]
\[ 5.5 \]
\[ 5.75 \]

\[ V_{CC} \] − Supply Voltage − \( V \)

Figure 4. \( V_{OH} \) Values
TYPICAL CHARACTERISTICS (continued)

Figure 5. Data Output Voltage vs Data Input Voltage
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead finish/ Ball material (3)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN74CBTD3306CD</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>CC306C</td>
<td>Samples</td>
</tr>
<tr>
<td>SN74CBTD3306CDR</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>CC306C</td>
<td>Samples</td>
</tr>
<tr>
<td>SN74CBTD3306CPWR</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>150</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>SN</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>CC306C</td>
</tr>
<tr>
<td>SN74CBTD3306CPWRG4</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td></td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>CC306C</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE:** Product device recommended for new designs.
- **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

- **Reel Diameter**
- **Reel Width (W1)**

#### TAPE DIMENSIONS

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P1: Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- **Sprocket Holes**
- **User Direction of Feed**

*All dimensions are nominal.*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN74CBTD3306CDR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>SN74CBTD3306CPWR</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>7.0</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>SN74CBTD3306CPWR</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>7.0</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>SN74CBTD3306CPWRG4</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>7.0</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>
**TAPE AND REEL BOX DIMENSIONS**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN74CBTD3306CDR</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>340.5</td>
<td>336.1</td>
<td>25.0</td>
</tr>
<tr>
<td>SN74CBTD3306CPWR</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>SN74CBTD3306CPWR</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>364.0</td>
<td>364.0</td>
<td>27.0</td>
</tr>
<tr>
<td>SN74CBTD3306CPWRG4</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
TUBE

*All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Name</th>
<th>Package Type</th>
<th>Pins</th>
<th>SPQ</th>
<th>L (mm)</th>
<th>W (mm)</th>
<th>T (µm)</th>
<th>B (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN74CBTD3306CD</td>
<td>D</td>
<td>SOIC</td>
<td>8</td>
<td>75</td>
<td>507</td>
<td>8</td>
<td>3940</td>
<td>4.32</td>
</tr>
<tr>
<td>SN74CBTD3306CPW</td>
<td>PW</td>
<td>TSSOP</td>
<td>8</td>
<td>150</td>
<td>530</td>
<td>10.2</td>
<td>3600</td>
<td>3.5</td>
</tr>
</tbody>
</table>

T - Tube height
L - Tube length
W - Tube width
B - Alignment groove width
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

5. Reference JEDEC registration MO-153, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.