





SN74HCS137

SCLS831A - SEPTEMBER 2020 - REVISED JUNE 2021

SN74HCS137 3- to 8-Line Decoder/Demultiplexer with Address Latches and Schmitt-**Trigger Inputs**

1 Features

Texas

INSTRUMENTS

- Wide operating voltage range: 2 V to 6 V
- Schmitt-trigger inputs allow for slow or noisy input signals
- Low power consumption
 - Typical I_{CC} of 100 nA
 - Typical input leakage current of ±100 nA
 - ±7.8-mA output drive at 6 V
- Extended ambient temperature range: -40°C to +125°C, T_A

2 Applications

- Memory device selection with shared data bus
- Reduce required number of outputs for chip select applications
- Route data


3 Description

The SN74HCS137 is a three to eight decoder with latched address inputs, one standard output strobe (G_0) , and one active low output strobe (\overline{G}_1) . When the latch enable (\overline{LE}) input is low, the device acts as a standard three to eight decoder. When the latch enable (\overline{LE}) input is high, the address latch retains its previous state. When the outputs are gated by either strobe input, they are all forced into the high state. When the outputs are not disabled by one or both of the strobe inputs, only the selected output is low while all others are high.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN74HCS137PW	TSSOP (16)	5.00 mm × 4.40 mm
SN74HCS137D	SOIC (16)	9.90 mm × 3.90 mm

(1)For all available packages, see the orderable addendum at the end of the data sheet.



Benefits of Schmitt-trigger inputs





Table of Contents

1 Features	1
2 Applications	.1
3 Description	.1
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	.4
6.5 Electrical Characteristics	5
6.6 Timing Characteristics	5
6.7 Switching Characteristics	
6.8 Operating Characteristics	
6.9 Typical Characteristics	
7 Parameter Measurement Information	
8 Detailed Description	.9
8.1 Overview	
8.2 Functional Block Diagram	

8.3 Feature Description	9
8.4 Device Functional Modes	
9 Application and Implementation	. 12
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	.15
11 Layout	.15
11.1 Layout Guidelines	
11.2 Layout Example	. 15
12 Device and Documentation Support	16
12.1 Documentation Support	. 16
12.2 Receiving Notification of Documentation Updates.	.16
12.3 Support Resources	. 16
12.4 Trademarks	.16
12.5 Electrostatic Discharge Caution	.16
12.6 Glossary	.16
13 Mechanical, Packaging, and Orderable	
Information	. 17

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (Sentember 2020) to Revision & (May 2021)

C	hanges from Revision * (September 2020) to Revision A (May 2021) Pa	age
•	The following change was made in the description section. Swapped "high" for "low" before, "the device ac as a standard three to eight decoder". Swapped "low" for "high" before, "the address latch retains its previo	
	state"	1
•	Changed active high latch enable pin name (LE) to active low (\overline{LE}) for clarity. Effected sections: Pinout ima pin description, timing characteristics table, switching characteristics table, functional block diagram, device fun	е
	functional modes, typical application, application curve, and layout example	1
•	The following change was made in the overview section. Swapped "high" for "low" before, "the circuit	
	functions as a normal one-of-eight decoder". Swapped "low" for "high" before, "the address latches will	
	maintain their previous states"	9



5 Pin Configuration and Functions



D or PW Package 16-Pin SOIC or TSSOP Top View

Table 5-1. Pin Functions

PIN							
SOIC or TSSOP NO.	NAME	I/O	DESCRIPTION				
1	A ₀	I	Address select 0				
2	A ₁	I	Address select 1				
3	A ₂	I	Address select 2				
4	LE	I	Latch enable, active low				
5	G ₁	I	Strobe input 1, active low				
6	G ₀	I	Strobe input 0				
7	Y ₇	0	Output 7				
8	GND		Ground				
9	Y ₆	0	Output 6				
10	Y ₅	0	Output 5				
11	Y ₄	0	Output 4				
12	Y ₃	0	Output 3				
13	Y ₂	0	Output 2				
14	Y ₁	0	Output 1				
15	Y ₀	0	Output 0				
16	V _{CC}	_	Positive supply				



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{cc}	Supply voltage		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V_{CC} or GN	D		±70	mA
TJ	Junction temperature ⁽³⁾			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Guaranteed by design.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±4000	V	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2	5	6	V
VI	Input voltage	0		V _{CC}	V
Vo	Output voltage	0		V _{CC}	V
T _A	Ambient temperature	-40		125	°C

6.4 Thermal Information

		SN74H		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	D (SOIC)	UNIT
		16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	141.2	122.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.8	80.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	85.8	80.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	27.7	40.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	85.5	80.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted).

	PARAMETER	TEST CC	NDITIONS	Vcc	MIN	ТҮР	MAX	UNIT
				2 V	0.7		1.5	
V _{T+}	Positive switching threshold			4.5 V	1.7		3.15	V
				6 V	2.1		4.2	
				2 V	0.3		1.0	
V _{T-}	Negative switching threshold			4.5 V	0.9		2.2	v
				6 V	1.2		3.0	
				2 V	0.2		1.0	
ΔV_T	Hysteresis (V _{T+} - V _{T-}) ⁽¹⁾			4.5 V	0.4		1.4	V
				6 V	0.6		1.6	
			I _{OH} = -20 μA	2 V to 6 V	V _{CC} – 0.1	$V_{CC} - 0.002$		
V _{OH}	High-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -6 mA	4.5 V	4.0	4.3		V
			I _{OH} = -7.8 mA	6 V	5.4	5.75		
			I _{OL} = 20 μA	2 V to 6 V		0.002	0.1	
V _{OL}	Low-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 6 mA	4.5 V		0.18	0.30	v
			I _{OL} = 7.8 mA	6 V		0.22	0.33	
I _I	Input leakage current	$V_{I} = V_{CC} \text{ or } 0$		6 V		±100	±1000	nA
I _{CC}	Supply current	$V_{I} = V_{CC} \text{ or } 0, I_{C}$	_D = 0	6 V		0.1	2	μA
Ci	Input capacitance			2 V to 6 V			5	pF

(1) Guaranteed by design.

6.6 Timing Characteristics

C_L = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information.

				Operating	free-aiı	r temperature	∋ (T _A)		
	PARAMETER		Vcc	25°C		-40°C to 1	25°C	UNIT	
				MIN	MAX	MIN	MAX		
			2 V	6		9			
t _w	Pulse duration	LE pulse width	4.5 V	5		7		ns	
		6 V	5		7				
		A_n to \overline{LE} setup time	2 V	2 V	4		5		
t _{su}	Setup time		4.5 V	3		4		ns	
			6 V	3		4			
	h_n Hold time A_n to \overline{LE} hold time		2 V	4		5			
t _h		A_n to \overline{LE} hold time	4.5 V	4		5		ns	
			6 V	4		5			



6.7 Switching Characteristics

C_L = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information.

			м то		Ор	erating	free-air	temperat	ure (T _A)								
	PARAMETER			V _{cc}	25°C			–40°C to 125°C		°C	UNIT						
					MIN	TYP	MAX	MIN	TYP	MAX							
				2 V		17	35			51							
t _{pd}		A _n	Ŧ	4.5 V		7	14			20							
				6 V		6	12			17							
	Propagation delay	G or G		2 V		15	30			48							
			G or \overline{G}	G or \overline{G}	G or \overline{G}	G or \overline{G}	Y	Y	Ŷ	4.5 V		7	11			17	ns
				6 V		6	9			15							
		LE		2 V		18	39			60							
			LE	LE Y	ΙĒ	LE	LE	LE	Ϋ́	4.5 V		8	16			24	
								6 V		7	15		· ·	21			
			Any output	2 V			9			16							
tt	Transition-time			Any output	4.5 V			5			9	ns					
				6 V			4			8							


6.8 Operating Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	2 V to 6 V		40	pF



6.9 Typical Characteristics







7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 2.5 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.







(1) C_L includes probe and test-fixture capacitance. Figure 7-1. Load Circuit for Push-Pull Outputs






Figure 7-3. Voltage Waveforms, Setup and Hold Times



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd}. Figure 7-4. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .

Figure 7-5. Voltage Waveforms, Input and Output Transition Times



8 Detailed Description

8.1 Overview

The SN74HCS137 is a high speed silicon gate CMOS decoder well suited to memory address decoding or data routing applications. It contains a single 3:8 decoder. All inputs include Schmitt-triggers allowing for slow input transitions and providing additional noise margin.

The SN74HCS137 has three address select inputs (A₂, A₁, and A₀). When the latch enable (\overline{LE}) input is low, the circuit functions as a normal one-of-eight decoder. When the latch enable (\overline{LE}) input is high, the address latches will maintain their previous states, regardless of any changes at the address select inputs.

Two strobe inputs (\overline{G}_1 and G_0) are provided to simplify cascading and to facilitate demultiplexing. When any input strobe is active, all outputs are forced into the high state.

The demultiplexing function is accomplished by first using the select inputs to choose the desired output, and then using one of the strobe inputs as the data input.

The outputs for the SN74HCS137 are normally high, and low when selected.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic) for the SN74HCS137

8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.



8.3.2 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law ($R = V \div I$).

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.

8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output



8.4 Device Functional Modes

Function Table lists the functional modes of the SN74HCS137.

	INPUTS ⁽¹⁾ OUTPUTS													
LE	G ₀	G	A ₂	A 1	A ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇	
Х	X	н	Х	Х	X	Н	Н	Н	Н	Н	Н	Н	Н	
Х	L	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
L	н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
L	н	L	L	L	н	Н	L	Н	Н	Н	Н	Н	Н	
L	н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	
L	н	L	L	Н	н	Н	Н	Н	L	Н	Н	Н	Н	
L	н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	
L	н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	
L	н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	
L	н	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	L	
Н	н	L	Х	Х	Х	Depends upon the address previously applied while LE was at a logic low.								

Table 8-1. Function Table

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74HCS137 is used to control multiple devices that operate on a shared data bus. A decoder provides the capability to have a binary encoded input activate only one of the device's outputs. This is ideal for solid state memory applications where multiple devices have to be read or written to with a limited number of GPIO pins used on the system controller. The decoder is used to activate the chip select (CS) input to the selected memory device, and the controller can then read or write from that device alone when using a shared bus.

9.2 Typical Application




Figure 9-1. Typical application block diagram

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS137 plus the maximum static supply current, I_{CC} , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS137 plus the maximum supply current, I_{CC} , listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS137 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 50 pF.

The SN74HCS137 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the high state, the



output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{t-(min)}$ to be considered a logic LOW, and $V_{t+(max)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS137, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74HCS137 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the $\Delta V_{T(min)}$ in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to *Feature Description* section for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.

Copyright © 2021 Texas Instruments Incorporated



- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS137 to the receiving device(s).
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

9.2.3 Application Curve




Figure 9-2. Application timing diagram



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 11-1. Example layout for the SN74HCS137 in the PW package.



12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, HCMOS Design Considerations application report (SCLA007)
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report (SDYA009)
- Texas Instruments, Designing With Logic application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCS137DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HCS137	Samples
SN74HCS137PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HCS137	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN74HCS137 :

• Automotive : SN74HCS137-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS137DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HCS137DR	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HCS137PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCS137PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS137DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HCS137DR	SOIC	D	16	2500	366.0	364.0	50.0
SN74HCS137PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HCS137PWR	TSSOP	PW	16	2000	366.0	364.0	50.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated