







SN74LV8T165 SCLS990 - NOVEMBER 2023

# SN74LV8T165 Parallel-Load 8-Bit Shift Registers

#### 1 Features

- Wide operating range of 1.8 V to 5.5 V
- Single-supply voltage translator (refer to Section 7.3.1):
  - Up translation:
    - 1.2 V to 1.8 V
    - 1.5 V to 2.5 V
    - 1.8 V to 3.3 V
    - 3.3 V to 5.0 V
  - Down translation:
    - 5.0 V, 3.3 V, 2.5 V to 1.8 V
    - 5.0 V, 3.3 V to 2.5 V
    - 5.0 V to 3.3 V
- 5.5 V tolerant input pins
- Supports standard pinouts
- Up to 150Mbps with 5 V or 3.3 V  $V_{CC}$
- Latching logic with known power-up state
- Latch-up performance exceeds 250 mA per JESD 17

# 2 Applications

Increase the number of inputs on a microcontroller

## 3 Description


The SN74LV8T165 device is a parallel- or serial-in, serial-out 8-bit shift register. This device has two modes of operation: load data, and shift data which are controlled by the SH/LD input. The output level is referenced to the supply voltage (V<sub>CC</sub>) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example 3.3 V to 2.5 V output).

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE (NOM)(3)
SN74LV8T165	PW (TSSOP, 16)	5 mm × 6.4 mm	5 mm × 4.4 mm
311/42/01/103	BQB (WQFN, 16)	3.5 mm × 2.5 mm	3.5 mm × 2.5 mm

- For more information, see Section 11 (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Simplified Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features	1	7.3 Feature Description	13
2 Applications		7.4 Device Functional Modes	
3 Description		8 Application and Implementation	17
4 Pin Configuration and Functions		8.1 Application Information	17
5 Specifications	4	8.2 Typical Application	17
5.1 Absolute Maximum Ratings	4	8.3 Power Supply Recommendations	19
5.2 ESD Ratings		8.4 Layout	19
5.3 Recommended Operating Conditions	5	9 Device and Documentation Support	<mark>2</mark> 1
5.4 Thermal Information	5	9.1 Documentation Support	<mark>2</mark> 1
5.5 Electrical Characteristics	6	9.2 Receiving Notification of Documentation Updates	չ <mark>2</mark> 1
5.6 Timing Characteristics	7	9.3 Support Resources	<mark>2</mark> 1
5.7 Switching Characteristics	8	9.4 Trademarks	21
5.8 Typical Characteristics	10	9.5 Electrostatic Discharge Caution	21
6 Parameter Measurement Information	12	9.6 Glossary	21
7 Detailed Description	13	10 Revision History	
7.1 Overview		11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	<mark>2</mark> 1
-			



# **4 Pin Configuration and Functions**




Figure 4-1. PW Package, 16-Pin TSSOP (Top View)




Figure 4-2. BQB Package, 16-Pin WQFN (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE(1)	DESCRIPTION
NAME			DESCRIPTION
SH/LD 1		I	Enable shifting when input is high, load data when input is low
CLK	2	I	Clock, rising edge triggered
E	3	I	Parallel input E
F	4	I	Parallel input F
G	5	I	Parallel input G
Н	6	I	Parallel input H
Q <sub>H</sub>	7	0	Inverted serial output
GND	8	G	Ground
Q <sub>H</sub>	9	0	Serial output
SER	10	I	Serial input
A	11	I	Parallel input A
В	12	I	Parallel input B
С	13	I	Parallel input C
D	14	I	Parallel input D
CLK INH	15	I	Clock inhibit input
V <sub>CC</sub>	16	Р	Positive supply
Thermal pad <sup>(2)</sup>		_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power

<sup>(2)</sup> BQB package only.



## **5 Specifications**

## **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any outp	ut in the high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < -0.5 V		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O}$ < -0.5 V or $V_{O}$ > $V_{CC}$ + 0.5 V		±20	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25	mA
	Continuous output current through	N V <sub>CC</sub> or GND		±75	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	5.5	V
V <sub>I</sub>	Input voltage		0	5.5	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V to 2 V	1.1		
v (1)	Lligh lovel input veltage	V <sub>CC</sub> = 2.25 V to 2.75 V	1.28		V
V <sub>IH</sub> <sup>(1)</sup>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	1.45		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	2		
		V <sub>CC</sub> = 1.65 V to 2 V		0.51	
v (1)	Low-Level input voltage	V <sub>CC</sub> = 2.25 V to 2.75 V		0.65	
V <sub>IL</sub> <sup>(1)</sup>		V <sub>CC</sub> = 3 V to 3.6 V		0.75	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		0.8	
		V <sub>CC</sub> = 1.6 V to 2 V		±8	
I <sub>O</sub>	Output current	V <sub>CC</sub> = 2.25 V to 2.75 V		±15	mA
		V <sub>CC</sub> = 3.3 V to 5.0 V		±25	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.6 V to 5.0 V		20	ns/V
$\Delta t/\Delta V_{CC}$ (2)	Safe supply ramp rate for POR	V <sub>CC</sub> = 1.6 V to 5.5 V	6		µs/V
T <sub>A</sub>	Operating free-air temperature	1	-40	125	°C

<sup>(1)</sup> All inputs of the device must be held at a valid high or low state for proper device operation. Refer to the *Feature Description* section under *LVxT Enhanced Input Voltage* for details.

## **5.4 Thermal Information**

	THERMAL METRIC(1)	BQB (WQFN)	PW (TSSOP)	UNIT
	THERMAL METRIC	16 PINS	16 PINS	ONII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.6	131.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	96.6	69.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.4	75.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	19.1	21	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	75.4	75.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	56.1	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> V<sub>CC</sub> must start ramping below V<sub>POR(min)</sub> and reach above V<sub>POR(max)</sub> to allow proper reset functionality. Refer to *Electrical Characteristics* for details.



### 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>22</sub>	T <sub>A</sub> =	T <sub>A</sub> = 25°C			-40°C to 125°C		
PARAMETER	1E21 CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	1.65 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
	I <sub>OH</sub> = -2 mA	1.65 V to 2 V	1.28	1.7 <sup>(1)</sup>		1.21			
	I <sub>OH</sub> = -3 mA	2.25 V to 2.75 V	2	2.4(1)		1.93			
V <sub>OH</sub>	I <sub>OH</sub> = -5.5 mA	3 V to 3.6 V	2.6	3.08		2.49			V
	I <sub>OH</sub> = -8 mA	4.5 V to 5.5 V	4.1	4.65 (1)		3.95			
	I <sub>OL</sub> = 50 μA	1.65 V to 5.5 V			0.1			0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	1.65 V to 2 V		0.1 <sup>(1)</sup>	0.2			0.25	
	I <sub>OL</sub> = 3 mA	2.25 V to 2.75 V		0.1 <sup>(1)</sup>	0.15			0.2	V
	I <sub>OL</sub> = 5.5 mA	3 V to 3.6 V		0.2(1)	0.2			0.25	
	I <sub>OL</sub> = 8 mA	4.5 V to 5.5 V		0.3(1)	0.3			0.35	
I <sub>I</sub>	V <sub>I</sub> = 0 V or V <sub>CC</sub>	0 V to 5.5 V			±0.1			±1	μΑ
Icc	$V_I = 0 \text{ V or } V_{CC}, I_O = 0$ ; open on loading	1.65 V to 5.5 V			2			20	μΑ
A.1	One input at 0.3 V or 3.4 V, other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	5.5 V			1.35			1.5	mA
ΔI <sub>CC</sub>	One input at 0.3 V or 1.1 V, other inputs at 0 or V <sub>CC</sub> , I <sub>O</sub> = 0	1.8 V			10			20	μΑ
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10			10	pF
C <sub>PD</sub> (2) (3)	No load, F = 1 MHz	5 V		32					pF
V <sub>POR</sub>	V <sub>CC</sub> ramp rate of 6 μs/V to 100 ms/V	1.65 V to 5.5 V	0.3		1.5	0.3		1.5	٧

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

 <sup>(1)</sup> Typical value at nearest nominal voltage (1.8 V, 2.5 V, 3.3 V, and 5 V)
 (2) C<sub>PD</sub> is used to determine the dynamic power consumption, per channel.
 (3) P<sub>D</sub>= V<sub>CC</sub> <sup>2</sup> × F<sub>I</sub> × (C<sub>PD</sub> + C<sub>L</sub>) where F<sub>I</sub>= input frequency, C<sub>L</sub>= output load capacitance, V<sub>CC</sub>= supply voltage.



# **5.6 Timing Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V <sub>cc</sub>	T <sub>A</sub> = 25°C		-40°C to 125°C		UNIT
				MIN	MAX	MIN	MAX	
f <sub>CLOCK</sub>	Clock frequency				37.7		27.8	MHz
4	Pulse duration	SH/LD low		6.1		6.9		
t <sub>W</sub>	Fuise duration	CLK high or low		6.1		7		
	Setup time	SH/LD high before CLK↑		6.3		8		
		SER before CLK↑	1.8 V	7.9		10.1		
t <sub>SU</sub>		CLK INH low before CLK↑	1.0 V	1		1		ns
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		8.3		10		
4	Hold time	SER data after CLK↑		0		0		
t <sub>H</sub>	Hold tille	PAR data after SH/LD↓		0		0		
f <sub>CLOCK</sub>	Clock frequency				53.9		39.7	MHz
	Pulse duration	SH/LD low		4.3		5.4		
$t_W$	Pulse duration	CLK high or low		4.3		4.5		
tsu	Setup time	SH/LD high before CLK↑		3.3		4.5		ns
		SER before CLK↑	2.5 V	4.5		5.9		
		CLK INH low before CLK↑	2.5 V	1		1		
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		5.7		6.9		
	Llold time	SER data after CLK↑		0		0		
tн	Hold time	PAR data after SH/LD↓		0		0		
f <sub>CLOCK</sub>	Clock frequency				77		56.7	MHz
	Dulas duration	SH/LD low		4.3		4.3		ns
$t_W$	Pulse duration	CLK high or low		4.3		4.3		
		SH/LD high before CLK↑		2.2		2.9		
		SER before CLK↑	3.3 V	3.2		4		
t <sub>SU</sub>	Setup time	CLK INH low before CLK↑	3.3 V	1		1		
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		4.5		5.3		
	Llold time	SER data after CLK↑		0		0		
t <sub>H</sub>	Hold time	PAR data after SH/LD↓		0		0		
f <sub>CLOCK</sub>	Clock frequency				110		81	MHz
	Dulas duration	SH/LD low		4.3		4.3		
$t_W$	Pulse duration	CLK high or low		4.3		4.3		
		SH/LD high before CLK↑		1.4		1.9		
		SER before CLK↑	EV	1.3		1.8		
t <sub>SU</sub>	Setup time	CLK INH low before CLK↑	5 V	1		1		ns
		CLK INH high before CLK↑		1		1		
		Data before SH/LD↓		2.6		3.1		
	Hald for a	SER data after CLK↑		0		0		
t <sub>H</sub>	Hold time	PAR data after SH/LD↓		0		0		



## **5.7 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information

			LOAD			= 25°	C	-40°0	C to 125°C	UNI		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	V <sub>CC</sub>	MIN	TYP	MAX	MIN	TYP MAX	Т		
tPLH	CLIK	0 0				14.5	21.3	1	24.2			
tPHL	CLK	$Q_H$ or $\overline{Q}_H$				14.5	24.5	1	27.6			
tPLH	11	0.000	C = 15 pF			13	28.1	1	33.2			
tPHL	H	$Q_H$ or $\overline{Q}_H$	C <sub>L</sub> = 15 pF			13	31.1	1	36.3			
tPLH	SH/LD	$Q_H$ or $\overline{Q}_H$				14.7	31.4	1	37.1			
tPHL	- 31 //LD	Q <sub>H</sub> or Q <sub>H</sub>		1.8 V		14.7	34.4	1	40.2	ne		
tPLH	CLK	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ <sub>H</sub>		1.0 V		17.8	26.1	1	29.5	ns		
tPHL	OLK	QH OI Q H	C <sub>L</sub> = 50 pF			17.8	29.6	1	32.8			
tPLH	H	$Q_H$ or $\overline{Q}_H$				16.3	32.9	1	38.5			
tPHL		QH OI Q H				16.3	36.1	1	41.5			
tPLH	SH/LD	$Q_H$ or $\overline{Q}_H$				18	36.3	1	42.5			
tPHL	31 //LD	QH OI Q H				18	39.5	1	45.4			
tPLH	CLK	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H				11.2	12.3	1	14.8			
tPHL	OLK	QH OI Q H				11.2	13.3	1	16	ns		
tPLH	H	Q <sub>H</sub> or $\overline{\mathbb{Q}}_{H}$	C <sub>L</sub> = 15 pF			9.97	15.9	1	19.9			
tPHL		QH OI Q H				9.97	16.8	1	21			
tPLH	SH/LD	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H				11.3	18.2	1	22.6			
tPHL	JSI I/LD	QH OI Q H		2.5 V		11.3	19	1	23.8			
tPLH	CLK	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H		2.5 V		13.7	15.3	1	18.2	115		
tPHL	OLK	QH OI Q H				13.7	17.1	1	20			
tPLH	H	$Q_H$ or $\overline{Q}_H$	C <sub>L</sub> = 50 pF			12.5	19	1	23.3			
tPHL		QH OI Q H	о_ – 30 рг			12.5	20.6	1	25			
tPLH	SH/LD	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H				13.9	21.2	1	26.1			
tPHL	SII/LD	QH OI Q H				13.9	22.8	1	27.7			
tPLH	CLK	Q <sub>H</sub> or $\overline{\mathbb{Q}}_{H}$				8.58	9.4	1	11			
tPHL	OER	QH OI Q H				8.58	9.2	1	11.2			
tPLH	H	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H	C <sub>L</sub> = 15 pF			7.67	12.1	1	14.4			
tPHL	11	QH OI Q H				7.67	11.9	1	14.5			
tPLH	SH/LD	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H				8.71	13.6	1	16.5			
tPHL	OT I/LD	QH OI Q H		3.3 V		8.71	13.4	1	16.6	ne		
tPLH	CLK	$Q_H$ or $\overline{Q}_H$		3.5 V		10.5	11.5	1	13.5	ns		
tPHL	OLIX	WH OI W H					12.3	1	14.5			
tPLH	H	Q <sub>H</sub> or $\overline{\mathbb{Q}}$ H	C <sub>1</sub> = 50 pF			9.62	14.2	1	16.9			
tPHL		QH OI Q H	Q <sub>H</sub> or Q <sub>H</sub>	Q <sub>H</sub> ∪ Q <sub>H</sub>	C <sub>L</sub> = 50 pF			9.62	15	1	17.8	
tPLH	SH/LD	Q <sub>H</sub> or $\overline{Q}_{H}$				10.7	15.7	1	19			
tPHL		Tart or at H				10.7	16.5	1	19.9			



# **5.7 Switching Characteristics (continued)**


over operating free-air temperature range (unless otherwise noted). See Parameter Measurement Information

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	V <sub>cc</sub>	T <sub>A</sub> = 25°C		A = 25°C -40°C to 125°C		UNI
PARAMETER	FROW (INFOT)	10 (001701)	CAPACITANCE	CAPACITANCE VCC		MAX	MIN	TYP MAX	Т
tPLH	CLK	$Q_H$ or $\overline{Q}_H$			6.6	7.9	1	9	
tPHL	OLK	Q <sub>H</sub> or Q <sub>H</sub>			6.6	6.8	1	8.2	
tPLH	H	Q <sub>H</sub> or $\overline{\mathbb{Q}}_{H}$	C <sub>L</sub> = 15 pF		5.9	9.7	1	11.4	
tPHL		Q <sub>H</sub> OI Q <sub>H</sub>	O[ - 13 pi		5.9	8.6	1	10.6	
tPLH	- SH/LD	$Q_H$ or $\overline{Q}_H$			6.7	10.1	1	11.9	
tPHL	311/LD	Q <sub>H</sub> or Q <sub>H</sub>		5 V	6.7	9	1	11.2	ns
tPLH	CLK	$Q_H$ or $\overline{Q}_H$		]	8.1	9.4	1	10.8	115
tPHL	OLK	QH OI Q H			8.1	9.3	1	10.9	
tPLH	- H	Q <sub>H</sub> or $\overline{\mathbb{Q}}_{H}$	C <sub>L</sub> = 50 pF		7.4	11.2	1	13.2	
tPHL	-11	QH OI Q H			7.4	11.1	1	13.2	
tPLH	SH/LD	$Q_H$ or $\overline{Q}_H$			8.2	11.6	1	13.8	
tPHL	31 1/LD	QH OI Q H			8.2	11.4	1	13.8	



## 5.8 Typical Characteristics

T<sub>A</sub> = 25°C (unless otherwise noted)





## **5.8 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)




Figure 5-7. Output Voltage vs Current in HIGH State; 3.3-V Supply




Figure 5-8. Output Voltage vs Current in LOW State; 3.3-V Supply




Figure 5-9. Output Voltage vs Current in HIGH State; 2.5-V




Figure 5-10. Output Voltage vs Current in LOW State; 2.5-V Supply




Figure 5-11. Output Voltage vs Current in HIGH State; 1.8-V Supply




Figure 5-12. Output Voltage vs Current in LOW State; 1.8-V Supply




## **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ .

For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.






Figure 6-2. Voltage Waveforms, Pulse Duration

(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs






Figure 6-3. Voltage Waveforms, Setup and Hold Times



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

Figure 6-4. Voltage Waveforms Propagation Delays



(1) The greater between  $t_{r}$  and  $t_{f}$  is the same as  $t_{t}$ .

Figure 6-5. Voltage Waveforms, Input and Output Transition Times

Submit Document Feedback



## 7 Detailed Description


### 7.1 Overview

The SN74LV8T165 device is a parallel- or serial-in, serial-out 8-bit shift register. This device has two modes of operation: load data and shift data, which are controlled by the SH/ $\overline{\text{LD}}$  input. The output level is referenced to the supply voltage (V<sub>CC</sub>) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

When the device is clocked, data is shifted toward the serial output  $Q_H$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ $\overline{LD}$ ) input. The SN74LV8T165 features a clock-inhibit function and a complemented serial output,  $\overline{Q}_H$ .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/ $\overline{\text{LD}}$  is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$  is held high. The parallel inputs to the register are enabled while SH/ $\overline{\text{LD}}$  is held low, independently of the levels of CLK, CLK INH, or SER.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 LVxT Enhanced Input Voltage

The SN74LV8T165 belongs to Tl's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage ( $V_{CC}$ ), as described in the *Electrical Characteristics* table. For proper functionality, input signals must remain at or below the specified  $V_{IH(MIN)}$  level for a HIGH input state, and at or below the specified  $V_{IL(MAX)}$  for a LOW input state. Figure 7-1 shows the typical  $V_{IH}$  and  $V_{IL}$  levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .



The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a  $10-k\Omega$  resistor is recommended and will typically meet all requirements.




Figure 7-1. LVxT Input Voltage Levels

#### 7.3.1.1 Down Translation

Signals can be translated down using the SN74LV8T165. The voltage applied at the  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0 V in the LOW state. Ensure that the input signals in the HIGH state are between  $V_{IH(MIN)}$  and 5.5 V, and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 7-1.

For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V  $V_{CC}$ . See Figure 7-2.

**Down Translation Combinations:** 

- 1.8-V  $V_{CC}$  Inputs from 2.5 V, 3.3 V, 5.0 V
- 2.5-V V<sub>CC</sub> Inputs from 3.3 V, 5.0 V
- 3.3-V V<sub>CC</sub> Inputs from 5.0 V

#### 7.3.1.2 Up Translation

Input signals can be up translated using the SN74LV8T165. The voltage applied at  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0 V in the LOW state.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



The inputs have reduced thresholds that allow for input high-state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a  $V_{IH(MIN)}$  of 3.5 V. For the SN74LV8T165,  $V_{IH(MIN)}$  with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

Ensure that the input signals in the HIGH state are above  $V_{IH(MIN)}$  and input signals in the LOW state are lower than  $V_{II (MAX)}$  as shown in Figure 7-2.

## Up Translation Combinations:

- 1.8-V V<sub>CC</sub> Inputs from 1.2 V
- 2.5-V V<sub>CC</sub> Inputs from 1.8 V
- 3.3-V V<sub>CC</sub> Inputs from 1.8 V, 2.5 V
- 5.0-V V<sub>CC</sub> Inputs from 2.5 V, 3.3 V




Figure 7-2. LVxT Up and Down Translation Example

### 7.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

## 7.3.3 Latching Logic with Known Power-Up State

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory. In typical logic devices, the output state of each latching circuit is unknown after power is initially applied; however, this device includes an added Power On Reset (POR) circuit which sets the states of all included latching circuits during the power-up ramp prior to the device starting normal functionality.




Figure 7-3. Supply (V<sub>CC</sub>) Ramp Characteristics for Known Power-Up State

Figure 7-3 shows a correct supply voltage turn-on ramp and defines values used in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

Prior to starting the power-on ramp, the supply must be completely off  $(V_{CC} \le V_{POR(min)})$ .

The supply voltage must ramp at a rate within the range provided in the *Recommended Operating Conditions* table.

The output state of each latching logic circuit only remains stable as long as power is applied to the device  $(V_{CC} \ge V_{POR(max)})$ .



Variation from these recommendations will result in the device having an unknown power-up state.

#### 7.3.4 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as shown in Figure 7-4.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-4. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.4 Device Functional Modes

Table 7-1 and Table 7-1 list the functional modes of the SN74LV8T165.

Н

INPUTS(1) **FUNCTION** SH/LD CLK **CLK INH** Χ Χ Parallel load Н Н Х No change Н Н Χ No change L Shift(2) Н 1

Shift(2)

**Table 7-1. Operating Mode Table** 

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition
- (2) Shift: Content of each internal register shifts towards serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

**Table 7-2. Output Function Table** 

INTERNAL RE	GISTERS(1) (2)	OUTPUTS <sup>(2)</sup>				
A — G	Н	Q	Q			
Х	L	L	Н			
X	Н	Н	L			

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The SN74LV8T165 is a parallel-input shift register, which can be used to reduce the number of required inputs on a system controller very significantly in some applications. Parallel data is loaded into the shift register, then the stored data can be loaded into a serial input of the system controller by clocking the shift register.

Multiple shift registers can be cascaded to provide more data inputs while still only using a single serial input to the system controller. This process is primarily limited by the required data input rate and timing characteristics of the selected shift register, as defined in the *Timing Characteristics* and *Switching Characteristics* tables.

An example block diagram is shown for using a single shift register in the following *Typical Application Block Diagram*.

## 8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV8T165 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.



The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV8T165 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV8T165 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV8T165 can drive a load with total resistance described by  $R_L \ge V_O$  /  $I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

### 8.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LV8T165, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74LV8T165 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.

Product Folder Links: SN74LV8T165



### 8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will
  optimize performance. This can be accomplished by providing short, appropriately sized traces from the
  SN74LV8T165 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

### 8.2.3 Application Curves




Figure 8-2. Application Timing Diagram

## 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

## 8.4 Layout

## 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.



### 8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74LV8T165 in TSSOP



## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

DATE	REVISION	NOTES
November 2023	*	Initial Release

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 29-Nov-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV8T165BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVT165	Samples
SN74LV8T165PWR	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LVT165	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 29-Nov-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Mar-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV8T165BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV8T165PWR	TSSOP	PW	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 17-Mar-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV8T165BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV8T165PWR	TSSOP	PW	16	3000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated