







SN74LVC125A SCAS290S - JANUARY 2015 - REVISED MAY 2024

# SN74LVC125A Quadruple Bus Buffer Gate With 3-State Outputs

## 1 Features

- 3-State outputs
- Separate OE for all 4 buffers
- Operates from 1.65V to 3.6V
- Specified from -40°C to 85°C and -40°C to 125°C
- Inputs accept voltages to 5.5V
- Max t<sub>pd</sub> of 4.8ns at 3.3V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8V at  $V_{CC} = 3.3V$ ,  $T_A = 25$ °C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot)  $> 2V \text{ at } V_{CC} = 3.3V, T_A = 25^{\circ}C$
- Latch-up performance exceeds 250mA per JESD 17

# 2 Applications

- Cable modem termination systems
- IP phones: wired and wireless
- Optical modules
- Optical networking:
  - EPON or video over fiber
- Point-to-point microwave backhaul
- Power: telecom DC/DC modules:
  - Analog or digital
- Private branch exchanges (PBX)
- TETRA base stations
- Telecom base band units
- Telecom shelters:
  - Filter units
  - Power distribution units (PDU)
  - Power monitoring units (PMU)
  - Wireless battery monitoring
  - Remote electrical tilt units (RET)
  - Remote radio units (RRU)
  - Tower mounted amplifiers (TMA)
- Vector signal analyzers and generators
- Video conferencing: IP-based HD
- WiMAX and wireless infrastructure equipment
- Wireless communications testers
- xDSL modems and DSLAM

# 3 Description

This quadruple bus buffer gate is designed for 1.65V to 3.6V V<sub>CC</sub> operation.

The SN74LVC125A device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overline{OE})$  input is high.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE(3)
	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm
	D (SOIC, 14)	8.6 mm × 6mm	8.65mm × 3.91mm
SN74LVC125A	DB (SSOP, 14)	6.20mm × 7.8mm	6.20mm × 5.30mm
3N74LVC125A	NS (SOP, 14)	10.2mm × 7.8mm	10.30mm × 5.30mm
	PW (TSSOP, 14)	5.00mm × 6.4mm	5.00mm × 4.40mm
	RGY (VQFN, 14)	3.50mm × 3.50mm	3.50mm × 3.50mm

- For more information, see Section 11.
- The package size (length x width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.





Simplified Schematic



# **Table of Contents**

1 Features	7 D
2 Applications	7.
3 Description	7.
4 Pin Configuration and Functions3	7.
5 Specifications4	7.
5.1 Absolute Maximum Ratings4	8 A
5.2 ESD Ratings4	8
5.3 Recommended Operating Conditions5	8.
5.4 Thermal Information5	8.
5.5 Electrical Characteristics6	9 D
5.6 Switching Characteristics6	9.
5.7 Operating Characteristics7	9.
5.8 Absolute Maximum Ratings7	9.
5.9 ESD Ratings	9.
5.10 Recommended Operating Conditions7	9.
5.11 Thermal Information8	9.
5.12 Electrical Characteristics8	10 F
5.13 Switching Characteristics9	11 N
5.14 Noise Characteristics9	Ir
6 Parameter Measurement Information 10	

7 Detailed Description	11
7.1 Overview	11
7.2 Functional Block Diagram	11
7.3 Feature Description	11
7.4 Device Functional Modes	11
8 Application and Implementation	12
8.1 Typical Application	12
8.2 Power Supply Recommendations	13
8.3 Layout	13
9 Device and Documentation Support	15
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	15
9.3 Support Resources	15
9.4 Trademarks	15
9.5 Electrostatic Discharge Caution	15
9.6 Glossary	
10 Revision History	15
11 Mechanical, Packaging, and Orderable	
Information	16

# **4 Pin Configuration and Functions**




Figure 4-1. D, DB, NS, or PW Package (Top View)




Figure 4-2. BQA or RGY Package (Top View)

**Table 4-1. Pin Functions** 

	PIN	- I/O	DESCRIPTION					
NAME	NO.		DESCRIPTION					
1 <del>OE</del>	1	Input	Output Enable					
1A	2	Input	Input A					
1Y	3	Output	Output Y					
2 <del>OE</del>	4	Input	Output Enable					
2A	5	Input	Input A					
2Y	6	Output	Output Y					
GND	7	_	Ground					
3Y	8	Output	Output Y					
3A	9	Input	Input A					
3 <del>OE</del>	10	Input	Output Enable					
4Y	11	Output	Output Y					
4A	12	Input	Input A					
4 <del>OE</del>	13	Input	Output Enable					
V <sub>CC</sub>	14	_	Positive Supply					



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Output voltage range <sup>(2) (3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
P <sub>tot</sub>	Power dissipation	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C^{(4)}$ (5)		500	mW
T <sub>stg</sub>	Storage temperature range		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- The value of V<sub>CC</sub> is provided in the Section 5.3 table.
- (4) For the D package: above 70°C, the value of P<sub>tot</sub> derates linearly with 8 mW/K.
   (5) For the DB, NS, and PW packages: above 60°C, the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

# 5.2 ESD Ratings

PARAMETER	DEFINITION	VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub> discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

Product Folder Links: SN74LVC125A

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			T <sub>A</sub> = 25	°C	-40°C to 8	35°C	-40°C to 12	UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	UNII	
.,	Supply voltage	Operating	1.65	3.6	1.65	3.6	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		1.5		1.5		V	
		V <sub>CC</sub> = 1.65V to 1.95V	0.65 × V <sub>CC</sub>		0.65 × V <sub>CC</sub>		0.65 × V <sub>CC</sub>			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3V to 2.7V	1.7		1.7		1.7		V	
	par volago	V <sub>CC</sub> = 2.7V to 3.6V	2		2		2			
		V <sub>CC</sub> = 1.65V to 1.95V	0	.35 × V <sub>CC</sub>	0.	.35 × V <sub>CC</sub>	0.3	5 × V <sub>CC</sub>		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3V to 2.7V		0.7		0.7		0.7	V	
		V <sub>CC</sub> = 2.7V to 3.6V		0.8		0.8		0.8		
VI	Input voltage	1	0	5.5	0	5.5	0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65V		-4		-4		-4		
	High-level	V <sub>CC</sub> = 2.3V		-8		-8		-8	mA	
I <sub>OH</sub>	output current	V <sub>CC</sub> = 2.7V		-12		-12		-12	ША	
		V <sub>CC</sub> = 3V		-24		-24		-24		
		V <sub>CC</sub> = 1.65V		4		4		4		
	Low-level	V <sub>CC</sub> = 2.3V		8		8		8	mA	
I <sub>OL</sub>	output current	V <sub>CC</sub> = 2.7V		12		12		12		
		V <sub>CC</sub> = 3V		24		24		24		
Δt/Δν	Input transition ris	se or fall rate		8		8		8	ns/V	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# **5.4 Thermal Information**

	THERMAL METRIC(1)		SN74LVC125A						
			BQA (WQFN) D (SOIC) DB (SSOP) NS (SO				(SOP) PW RGY (VQFN)		
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	102.3	86	140.4	123.8	150.8	92.1	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note



# **5.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T <sub>A</sub> =	25°C		-40°C to 8	35°C	-40°C to 125°C		LINUT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I <sub>OH</sub> = -100μA	1.65V to 3.6V	V <sub>CC</sub> - 0.2			V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.3		
	$I_{OH} = -4mA$	1.65V	1.29			1.2		1.05		
V <sub>OH</sub>	$I_{OH} = -8mA$	2.3V	1.9			1.7		1.55		V
	I <sub>OH</sub> = -12mA	2.7V	2.2			2.2		2.05		
	10H 12111A	3V	2.4			2.4		2.25		
	I <sub>OH</sub> = -24mA	3V	2.3			2.2		2		
	I <sub>OL</sub> = 100μA	1.65V to 3.6V			0.1		0.2		0.3	
	I <sub>OL</sub> = 4mA	1.65V			0.24		0.45		0.6	
V <sub>OL</sub>	I <sub>OL</sub> = 8mA	2.3V			0.3		0.7		0.75	V
	I <sub>OL</sub> = 12mA	2.7V			0.4		0.4		0.6	
	I <sub>OL</sub> = 24mA	3V			0.55		0.55		0.8	
II	V <sub>I</sub> = 5.5V or GND	3.6V			±1		±5		±20	μΑ
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6V			±1		±10		±20	μΑ
I <sub>cc</sub>	$V_1 = V_{CC}$ or GND, $I_0 = 0$	3.6V			1		10		40	μΑ
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6V, Other inputs at V <sub>CC</sub> or GND	2.7V to 3.6V			500		500		5000	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3V		5						pF

# **5.6 Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	V	T	= 25°C	;	-40°C to	o 85°C	-40°C to 125°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			1.8V ± 0.15V	1	4.5	11.8	1	12.3	1	13.8	
<b>+</b>	Α	Y	2.5V ± 0.2V	1	2.7	5.8	1	6.3	1	8.4	ns
t <sub>pd</sub>		ı	2.7V	1	3	5.3	1	5.5	1	7	115
			3.3V ± 0.3V	1	2.5	4.6	1	4.8	1	6	
			1.8V ± 0.15V	1	4.3	13.8	1	14.3	1	1 15.8	
<b>+</b>	ŌĒ	Y	2.5V ± 0.2V	1	2.7	6.9	1	7.4	1	9.5	ns
t <sub>en</sub>	OL		2.7V	1	3.3	6.4	1	6.6	1	8.5	
			3.3V ± 0.3V	1	2.4	5.2	1	5.4	1	7	
			1.8V ± 0.15V	1	4.3	10.6	1	11.1	1	12.6	
	ŌĒ	Y	2.5V ± 0.2V	1	2.2	5.1	1	5.6	1	7.7	no
t <sub>dis</sub>	) OE	OE Y	2.7V	1	2.5	4.8	1	5	1	6.5	ns
			3.3V ± 0.3V	1	2.4	4.4	1	4.6	1	6	
t <sub>sk(o)</sub>			3.3V ± 0.3V					1		1.5	ns

Product Folder Links: SN74LVC125A

6

# 5.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	DADAMETED	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
	Power dissipation capacitance per gate		1.8V	7.4	pF
$C_{pd}$		f = 10MHz	2.5V	11.3	
			3.3V	15	

## 5.8 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			·		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range				-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>				-0.5	6.5	V
Vo	Output voltage range <sup>(2)</sup>				-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V	<sub>I</sub> < 0 V			-50	mA
I <sub>OK</sub>	Output clamp current	V	o < 0 V			-50	mA
Io	Continuous output current	•				±50	mA
Io	Continuous output current thro	ough V <sub>CC</sub> or G	ND			±100	mA
TJ	Junction temperature				-65	150	°C
T <sub>stg</sub>	Storage temperature				-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 5.9 ESD Ratings

			VALUE	UNIT
\/	Lectrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.10 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.1	3.6	V
VI	Input voltage			5.5	V
Vo	Output voltage	(High or low state)		V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.8 V		-4	
	High-level output current	V <sub>CC</sub> = 2.3 V		-8	mA
I <sub>OH</sub>		V <sub>CC</sub> = 2.7 V		-12	IIIA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.8 V		4	
	Low-level output current	V <sub>CC</sub> = 2.3 V		8	mA
I <sub>OL</sub>		V <sub>CC</sub> = 2.7 V		12	IIIA
		V <sub>CC</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



over operating free-air temperature range (unless otherwise noted)

Description	Condition	MIN	MAX	UNIT
Operating free-air temperature	Operating free-air temperature		125	°C
High-level input voltage	V <sub>CC</sub> = 1.1 V	0.75		V
High-level input voltage	V <sub>CC</sub> = 1.2 V	0.78		V
High-level input voltage	V <sub>CC</sub> = 1.5 V	0.975		V
High-level input voltage	V <sub>CC</sub> = 1.65 V	1.075		V
High-level input voltage	V <sub>CC</sub> = 1.95 V	1.2675		V
High-level input voltage	V <sub>CC</sub> = 2.3 V	1.7		V
High-level input voltage	V <sub>CC</sub> = 2.7 V	1.7		V
High-level input voltage	V <sub>CC</sub> = 3.6 V	2		V
Low-Level input voltage	V <sub>CC</sub> = 1.1 V		0.40	V
Low-Level input voltage	V <sub>CC</sub> = 1.2 V		0.42	V
Low-Level input voltage	V <sub>CC</sub> = 1.5 V		0.525	V
Low-Level input voltage	V <sub>CC</sub> = 1.65 V		0.5775	V
Low-Level input voltage	V <sub>CC</sub> = 1.95 V		0.6825	V
Low-Level input voltage	V <sub>CC</sub> = 2.3 V		0.7	V
Low-Level input voltage	V <sub>CC</sub> = 2.7 V		0.7	V
Low-Level input voltage	V <sub>CC</sub> = 3.6 V		0.8	V
	Operating free-air temperature High-level input voltage Low-Level input voltage	Operating free-air temperature  High-level input voltage  V <sub>CC</sub> = 1.1 V  High-level input voltage  V <sub>CC</sub> = 1.5 V  High-level input voltage  V <sub>CC</sub> = 1.65 V  High-level input voltage  V <sub>CC</sub> = 1.95 V  High-level input voltage  V <sub>CC</sub> = 2.3 V  High-level input voltage  V <sub>CC</sub> = 3.6 V  High-level input voltage  V <sub>CC</sub> = 3.6 V  Low-Level input voltage  V <sub>CC</sub> = 1.1 V  Low-Level input voltage  V <sub>CC</sub> = 1.5 V  Low-Level input voltage  V <sub>CC</sub> = 1.65 V  Low-Level input voltage  V <sub>CC</sub> = 1.95 V  Low-Level input voltage  V <sub>CC</sub> = 2.3 V  Low-Level input voltage  V <sub>CC</sub> = 2.3 V	Operating free-air temperature $-40$ High-level input voltage $V_{CC} = 1.1  \text{V}$ O.75  High-level input voltage $V_{CC} = 1.2  \text{V}$ O.78  High-level input voltage $V_{CC} = 1.5  \text{V}$ O.975  High-level input voltage $V_{CC} = 1.65  \text{V}$ O.975  High-level input voltage $V_{CC} = 1.65  \text{V}$ 1.075  High-level input voltage $V_{CC} = 1.95  \text{V}$ 1.2675  High-level input voltage $V_{CC} = 2.3  \text{V}$ 1.7  High-level input voltage $V_{CC} = 2.7  \text{V}$ 1.7  High-level input voltage $V_{CC} = 3.6  \text{V}$ 2  Low-Level input voltage $V_{CC} = 1.1  \text{V}$ Low-Level input voltage $V_{CC} = 1.5  \text{V}$ Low-Level input voltage $V_{CC} = 1.5  \text{V}$ Low-Level input voltage $V_{CC} = 1.65  \text{V}$ Low-Level input voltage $V_{CC} = 1.95  \text{V}$ Low-Level input voltage $V_{CC} = 1.95  \text{V}$ Low-Level input voltage $V_{CC} = 2.3  \text{V}$	Operating free-air temperature $-40$ 125 High-level input voltage $V_{CC} = 1.1 \text{ V}$ 0.75 High-level input voltage $V_{CC} = 1.2 \text{ V}$ 0.78 High-level input voltage $V_{CC} = 1.5 \text{ V}$ 0.975 High-level input voltage $V_{CC} = 1.65 \text{ V}$ 1.075 High-level input voltage $V_{CC} = 1.65 \text{ V}$ 1.2675 High-level input voltage $V_{CC} = 1.95 \text{ V}$ 1.2675 High-level input voltage $V_{CC} = 2.3 \text{ V}$ 1.7 High-level input voltage $V_{CC} = 2.3 \text{ V}$ 1.7 High-level input voltage $V_{CC} = 2.7 \text{ V}$ 1.7 High-level input voltage $V_{CC} = 3.6 \text{ V}$ 2 Low-Level input voltage $V_{CC} = 1.1 \text{ V}$ 0.40 Low-Level input voltage $V_{CC} = 1.2 \text{ V}$ 0.42 Low-Level input voltage $V_{CC} = 1.5 \text{ V}$ 0.525 Low-Level input voltage $V_{CC} = 1.65 \text{ V}$ 0.5775 Low-Level input voltage $V_{CC} = 1.95 \text{ V}$ 0.6825 Low-Level input voltage $V_{CC} = 2.3 \text{ V}$ 0.7 Low-Level input voltage $V_{CC} = 2.3 \text{ V}$ 0.7 Low-Level input voltage $V_{CC} = 2.3 \text{ V}$ 0.7

## 5.11 Thermal Information

		Package Options				
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	D (SOIC)	BQA (WQFN)	UNIT	
		14 PINS	14 PINS	14 PINS		
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	150.8	127.8	102.3	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	78.3	81.9	96.8	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	93.8	84.4	70.9	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	24.7	39.6	16.6	°C/W	
Y <sub>JB</sub>	Junction-to-board characterization parameter	93.2	83.9	70.9	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	-	50.1	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **5.12 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v	-40°C to	-40°C to 125°C		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	1.1 V to 3.6 V	V <sub>CC</sub> - 0.2			V
V <sub>OH</sub>	I <sub>OH</sub> = –4 mA	1.65 V	1.2			V
V <sub>OH</sub>	I <sub>OH</sub> = –8 mA	2.3 V	1.75			V
V <sub>OH</sub>	I - 12 mA	2.7 V	2.2			V
V <sub>OH</sub>	─ I <sub>OH</sub> = −12 mA	3 V	2.4			V
V <sub>OH</sub>	I <sub>OH</sub> = -24 mA	3 V	2.2			V
V <sub>OL</sub>	I <sub>OH</sub> = 100 μA	1.1 V to 3.6 V			0.15	V
V <sub>OL</sub>	I <sub>OH</sub> = 4 mA	1.65 V			0.45	V
V <sub>OL</sub>	I <sub>OH</sub> = 8 mA	2.3 V			0.7	V
V <sub>OL</sub>	I <sub>OH</sub> = 12 mA	2.7 V			0.4	V

Submit Document Feedback

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	.,	-40°C to 125°C			LINUT
PARAMETER		V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	I <sub>OH</sub> = 24 mA	3 V			0.55	V
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = V <sub>CC</sub>	0 V			±10	μA
l <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±15	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μΑ
ΔI <sub>CC</sub>	One input at $V_{CC}$ - 0.6 V, other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	μΑ
Cı	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		4.9		pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		6.3		pF
C <sub>PD</sub>	f = 10 MHz	1.8 V		31		pF
C <sub>PD</sub>	f = 10 MHz	2.5 V		31		pF
C <sub>PD</sub>	f = 10 MHz	3.3 V		32		pF
		1.8 V				
C <sub>PD</sub>	Outputs disabled, f = 10 MHz	2.5 V				pF
		3.3 V				

# **5.13 Switching Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information* 

PARAMETER	FROM	то (оитрит)	LOAD CAPACITANCE	V	-40°C to 125°C			UNIT
PARAMETER	(INPUT)			V <sub>cc</sub>	MIN	TYP	MAX	UNII
	A P or C	V	C <sub>L</sub> = 15 pF	1.2 V ± 0.1 V		12	23	no
t <sub>pd</sub>	t <sub>pd</sub> A, B or C		C <sub>L</sub> = 15 pF	1.5 V ± 0.12 V		9	12	ns
		Y	C <sub>L</sub> = 30 pF	1.8 V ± 0.15 V			10.2	
	A, B or C		C <sub>L</sub> = 30 pF	2.5 V ± 0.2 V			6.9	20
<sup>t</sup> pd	A, B of C		C <sub>L</sub> = 50 pF	2.7 V			4.8	ns
			C <sub>L</sub> = 50 pF	3.3 V ± 0.3 V			4.1	
t <sub>sk(o)</sub>				3.3 V ± 0.3 V			1.5	ns

# **5.14 Noise Characteristics**

VCC = 3.3 V, CL = 50 pF, TA = 25°C


PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>	-0.8	-0.3		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	2.2	3.3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.0			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V

Product Folder Links: SN74LVC125A

Copyright © 2024 Texas Instruments Incorporated




## **6 Parameter Measurement Information**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	<b>A</b> I	$\sim$	10	$\sim$	
LC	JAI	D C	IK	Gι	JΙΙ

	INF	PUTS	.,	V		_	.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$oldsymbol{V}_{\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>od</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated


# 7 Detailed Description

## 7.1 Overview

The SN74LVC125A device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overline{OE})$  input is high. When  $\overline{OE}$  is low, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

# 7.2 Functional Block Diagram





# 7.3 Feature Description

- · Wide operating voltage range
  - Operates from 1.65V to 5.5V
- · Allows down voltage translation
- Inputs accept voltages to 5.5V

## 7.4 Device Functional Modes

Table 7-1. Function Table

INF	PUTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	X	Z



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.1.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


## 8.1.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see ( $\Delta t/\Delta V$ ) in the Section 5.3 table.
  - For specified high and low levels, see (V<sub>IH</sub> and V<sub>IL</sub>) in the Section 5.3 table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>I</sub> max) in the Section 5.3 table at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in the Section 5.1 table.
  - Outputs should not be pulled above V<sub>CC</sub>.
  - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

Product Folder Links: SN74LVC125A



## 8.1.3 Application Curves








Figure 8-3. Output Drive Current (I<sub>OH</sub>) vs HIGH-level Output Voltage (V<sub>OH</sub>)

## 8.2 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 8.3 Layout

#### 8.3.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-4 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.



# 8.3.2 Layout Example




Figure 8-4. Example layout for the SN74LVC125A

# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LVC125A	Click here	Click here	Click here	Click here	Click here	

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 10 Revision History

#### Changes from Revision R (February 2024) to Revision S (May 2024)

Page

Updated RθJA values: DB = 96 to 140.4, NS = 76 to 123.8, PW = 113 to 150.8, RGY = 47 to 92.1; Updated DB, NS, PW, and RGY packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W.............5

# Changes from Revision Q (January 2015) to Revision R (February 2024)

Page

- Added BQA package to Pin Configuration and Functions table.
   Added BQA package to Thermal Information table.



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated





9-Apr-2024 www.ti.com

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC125ABQAR	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LVC125AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125ADBRG4	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125ADE4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADRG3	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ADTG4	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC125A	Samples
SN74LVC125APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWE4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWRG3	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-1-260C-UNLIM		LC125A	Samples
SN74LVC125APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples

9-Apr-2024 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC125APWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWTE4	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125APWTG4	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125A	Samples
SN74LVC125ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC125A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

# PACKAGE OPTION ADDENDUM

www.ti.com 9-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC125A:

Automotive: SN74LVC125A-Q1

● Enhanced Product : SN74LVC125A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 9-Apr-2024

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS WHO WE PI WHO WE PI WHO WE BO WE Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC125ABQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74LVC125ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LVC125ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC125ADRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
SN74LVC125ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC125ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC125ADT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC125ANSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVC125APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 9-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC125ABQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74LVC125ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LVC125ADR	SOIC	D	14	2500	333.2	345.9	28.6
SN74LVC125ADRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74LVC125ADRG4	SOIC	D	14	2500	356.0	356.0	35.0
SN74LVC125ADRG4	SOIC	D	14	2500	333.2	345.9	28.6
SN74LVC125ADT	SOIC	D	14	250	210.0	185.0	35.0
SN74LVC125ANSR	SO	NS	14	2000	356.0	356.0	35.0
SN74LVC125APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVC125APWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LVC125APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVC125APWT	TSSOP	PW	14	250	356.0	356.0	35.0
SN74LVC125ARGYR	VQFN	RGY	14	3000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Apr-2024

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVC125AD	D	SOIC	14	50	506.6	8	3940	4.32
SN74LVC125ADE4	D	SOIC	14	50	506.6	8	3940	4.32
SN74LVC125ADG4	D	SOIC	14	50	506.6	8	3940	4.32
SN74LVC125APW	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74LVC125APWE4	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74LVC125APWG4	PW	TSSOP	14	90	530	10.2	3600	3.5

# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

## **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated