SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

 State-of-the-Art Ad Technology (ABT) Operation and Low 	Design for 3.3-V	SN74LVT16501		WD PACKAGE OR DL PACKAGE W)
Dissipation			L U	56 GND
• Members of the Tex	xas Instruments	OEAB [LEAB [55 CLKAB
<i>Widebus</i> ™ Family		A1 [
Support Mixed-Mod	de Signal Operation (5-V	GND [1	53 GND
	oltages With 3.3-V V _{CC})	A2		52 B2
	ed Battery Operation	A2 [A3 [52 B2 51 B3
Down to 2.7 V	ed Ballery Operation			
2011110 211 1	_	V _{CC} [A4 [50] V _{CC} 49] B4
● UBT [™] (Universal B		A4 [A5 [49 B4 48 B5
	Latches and D-Type	A5 [A6 [40 J B5 47 J B6
	ation in Transparent,	GND [47 µ 80 46] GND
Latched, or Clocke		GND [A7 [45 B7
	out Ground Bounce)	A7 [A8 [E
< 0.8 V at V _{CC} = 3.3	3 V, T _A = 25°C			44 B8 43 B9
ESD Protection Exe	ceeds 2000 V Per		1	E
MIL-STD-883, Meth	od 3015; Exceeds 200 V	A10 [A11 [42 B10 41 B11
Using Machine Mo	del	A11 [A12 [40 B12
(C = 200 pF, R = 0)				39 GND
Latch-Up Performa	ince Exceeds 500 mA	GND [E C
Per JEDEC Standa		A13 [38 B13 37 B14
Bus Hold on Data I	nputs Eliminates the	A14 [E
Need for External F	•	A15		36 B15
Resistors		V _{CC}		35 V _{CC}
	tion	A16		34 B16
 Support Live Insert 		A17		
	d GND Pin Configuration	GND [
Minimizes High-Sp	eed Switching Noise	A18		31 B18
Flow-Through Arch	nitecture Optimizes	OEBA [
PCB Layout		LEBA [28	29 GND

 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'LVT16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

description (continued)

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN54LVT16501 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT16501 is characterized for operation from -40°C to 85°C.

	FUI	NCTION TAE	SLEI	
	INP	UTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Х	Z
н	Н	Х	L	L
н	Н	Х	Н	н
н	L	\uparrow	L	L
н	L	\uparrow	Н	н
н	L	Н	Х	в ₀ ‡ в ₀ §
н	L	L	Х	в ₀ §

FUNCTION TABLET

[†]A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.


[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low



[§] Output level before the indicated steady-state input conditions were established

SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

recommended operating conditions (see Note 4)

			SN54LV	T16501	SN74LV	T16501	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	DAMETED	TEOT	CONDITIO		SNS	54LVT16	501	SN7	4LVT16	501	UNIT	
PA	RAMETER	IESI	CONDITIC	JNS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	l _l = -18	mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	IOH = -	100 μA	V _{CC} -0	.2		V _{CC} -0.	2			
		V _{CC} = 2.7 V,	IOH = -{	3 mA	2.4			2.4			V	
VOH			IOH = -2	24 mA	2						v	
		V _{CC} = 3 V	IOH = –3	32 mA				2				
			$I_{OL} = 10$	0 μΑ			0.2			0.2		
		V _{CC} = 2.7 V	$I_{OL} = 24$	l mA	0.5							
\/			$I_{OL} = 16$	S mA	0.4					0.4	v	
Vol			I _{OL} = 32	2 mA			0.5			0.5	v	
		V _{CC} = 3 V	I _{OL} = 48	3 mA	0.55							
			$I_{OL} = 64$	↓ mA						0.55		
	Control nino	V _{CC} = 3.6 V,	$V_{I} = V_{C}$	_C or GND			±1			±1		
	Control pins	V _{CC} = 0 or 3.6 V,	V _I = 5.5	V			10			10]	
lj 🛛		V _I = 5.5	V			120			20	μA		
	A or B ports‡	V _{CC} = 3.6 V	$V_I = V_{CO}$	C			1			1		
			$V_{I} = 0$				-5			-5		
l _{off}		$V_{CC} = 0,$	VI or VC) = 0 to 4.5 V						±100	μΑ	
1. <i>a</i>	A or B ports	$V_{CC} = 3 V$	V _I = 0.8	V	75			75				
l(hold)	A OF B POILS	vCC = 3 v	V _I = 2 V		-75			-75			μA	
IOZH		V _{CC} = 3.6 V,	VO = 3 /	V						1	μΑ	
Iozl		V _{CC} = 3.6 V,	$V_{O} = 0.5$	5 V						-1	μΑ	
				Outputs high			0.12			0.12		
ICC		$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	I _O = 0,	Outputs low			5			5	mA	
				Outputs disabled			0.12			0.12		
∆I _{CC} §		$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} o		ut at V _{CC} – 0.6 V,			0.2			0.2	mA	
Ci		V _I = 3 V or 0				3.5			3.5		pF	
C _{io}		V _O = 3 V or 0				12			12		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Unused pins at V_{CC} or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV	T16501			SN74LV	T16501		
			V _{CC} = ± 0.		V _{CC} =	2.7 V	V _{CC} = ± 0.3		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	125	0	150	0	125	MHz
t _w Pulse duration	LE high	3.3		3.3		3.3		3.3		ns	
	CLK high or low	3.3		3.3		3.3		3.3		115	
		A before CLKAB↑	1.6		2.1		1.6		2.1		
	O at an time	B before CLKBA↑	1.6		2.1		1.6		2.1		
t _{su} Setup time	A or B before LE↓, CLK high	3.1		2.7		2.6		1.9		ns	
	A or B before LE↓, CLK low	2.6		2.0		2		1.3			
4.	I lold time	A or B after CLK↑	2		2.1		2		2.1		
th	Hold time	A or B after LE↓	1.3		1.2		0.9		1.2		ns


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54LV	T16501			SN7	4LVT16	501			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		v vcc		2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
fmax			150		125		150			125		MHz	
^t PLH	B or A	A or B	1.7	5.4		6.8	1.7	3	5.4		6.8	ns	
^t PHL	BOIA	AUB	1.6	6		7.8	1.6	3.2	5.9		7.7	115	
^t PLH	LEBA or LEAB	A or B	2.3	7.3		9	2.3	4	7		8.5	ns	
^t PHL	LEDA OI LEAD	AUB	2.7	8.2		9.8	2.7	4.3	7.9		9.7	115	
^t PLH	CLKBA or	A or B	2.5	8.3		9.7	2.5	4.1	7.9		9.2	ns	
^t PHL	CLKAB	AUD	3.5	9.4		10.7	3.5	5.4	8.9		10.4	115	
^t PZH	OEBA or OEAB	A or B	1.2	5.1		6.1	1.2	3	5		5.9	20	
tPZL	OEDA OF OEAD	AUB	1.5	5.9		7	1.5	3	5.8		6.9	ns	
^t PHZ	OEBA or OEAB	A or B	2.7	7.5		8.5	2.7	4.6	7.4		8.3	ns	
^t PLZ		A or B	2.8	6.8		7.5	2.8	4.7	6.7		7.2	115	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVT16501DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16501	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16501DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT16501DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated